Semiconductor device and operating method thereof

Patent metadata

Field	Value
Publication number	US-9304854-B2
Application number	US-201313908543-A
Country	US
Kind code	B2
Filing date	Jun 3, 2013
Priority date	Jun 4, 2012
Publication date	Apr 5, 2016
Grant date	Apr 5, 2016

Abstract

A semiconductor device includes a controller configured to receive a request for a first memory device, determine whether or not a multi-bit error has occurred at a requested address of the first memory device, and process the request on a second memory device instead of the first memory device, when the multi-bit error has occurred.

First claim

What is claimed is:

1. A semiconductor device comprising:
a controller configured to receive a request for a first memory device, determine whether or not a multi-bit error has occurred at a requested address of the first memory device, and process the request on a second memory device instead of the first memory device, when the multi-bit error has occurred,
wherein the second memory device is configured to store an error address where the multi-bit error occurred at the first memory device prior to receiving the request and a normal data corresponding to the error address,
wherein the controller processes the request for the first memory device when a single-bit error has occurred at the requested address of the first memory device, and registers multi-bit error occurrence information corresponding to the request address when a multi-bit error exists in data outputted from the first memory device, and
wherein the second memory device is configured to store single-bit error occurrence information, and the controller removes soft error information in the single-bit error occurrence information stored in the second memory device.

2. The semiconductor device of claim 1 , wherein the controller controls the second memory device to perform the request for the first memory device on the second memory device, when the single-bit error has occurred.

3. The semiconductor device of claim 2 , wherein the request comprises any one of a write request and a read request.

4. The semiconductor device of claim 1 , wherein when a single-bit error exists in data outputted from the first memory device as a result obtained by processing the request for the first memory device, the controller controls the second memory device to update single-bit error occurrence information corresponding to the requested address in the second memory device.

5. The semiconductor device of claim 4 , wherein the controller controls an ECC block to correct the single-bit error contained in the data from the first memory device.

6. The semiconductor device of claim 5 , further comprising the ECC block.

7. The semiconductor device of claim 1 , wherein the controller controls the first memory device to process the request when none of a single-bit error and the multi-bit error has occurred at the requested address of the first memory device, and registers single-bit error occurrence information corresponding to the requested address when a single-bit error exists in data outputted from the first memory device as a processing result.

8. The semiconductor device of claim 7 , wherein when a multi-bit error exists in the data from the first memory device, the controller reports the error.

9. The semiconductor device of claim 1 , wherein the multi-bit error occurrence information is stored in the second memory device.

10. The semiconductor device of claim 1 , wherein the controller removes the soft error information at each predetermined period.

11. The semiconductor device of claim 1 , wherein the controller primarily selects addresses at which a single-bit error occurred K or less times (K is a natural number) in the second memory device, controls the first memory device to perform L read requests (L is a natural number) at the primarily-selected addresses, secondarily selects addresses at which a single-bit error occurred M or less times (M is a natural number less than K+L) in the second memory device, and controls the second memory device to delete the secondarily-selected addresses and single-bit error occurrence information corresponding to the secondarily-selected addresses, in order to remove the soft error information.

12. The semiconductor device of claim 1 , further comprising the second memory device.

13. The semiconductor device of claim 1 , wherein further comprising:
a command generator configured to generate a control command for controlling the first memory device in response to the request; and
a control selector configured to provide any one of the control command generated by the command generator and a control command generated by the controller to process the request for the first memory device, to the first memory device according to selection of the controller.

14. The semiconductor device of claim 13 , further comprising an arbitration block configured to determine the processing sequence of a plurality of requests,
wherein the controller temporarily stops the operation of the arbitration block when the controller is intended to directly control the first memory device.

15. A system comprising a control device configured to control a semiconductor memory device,
wherein the control device comprises:
a register configured to store an error address at which a multi-bit error has occurred in the semiconductor memory device and a normal data corresponding to the error address; and
a controller configured to receive a request for the semiconductor memory device, determine whether or not a multi-bit error has occurred at a requested address of the semiconductor memory device, and process the request on the register instead of the semiconductor memory device when a multi-bit error has occurred,
wherein the register is configured to store the error address and the normal data prior to receiving the request, the register further stores single-bit error occurrence information indicating an address at which a single-bit error has occurred in the semiconductor memory device and data corresponding to the address,
wherein the controller controls the register to check whether or not a single-bit error has occurred at the requested address during the request for the semiconductor memory device, processes the request for the semiconductor memory device when a single-bit error has occurred at the requested address, and stores multi-bit error occurrence information corresponding to the requested address in the register when a multi-bit error occurred in data outputted from the semiconductor memory device as a result obtained by processing the request for the semiconductor memory device, and
wherein the controller removes soft error information in the single-bit error occurrence information stored in the register.

16. The system of claim 15 , wherein the control device processes the request for the semiconductor memory device on the register when a single-bit error has occurred at the requested error.

17. The system of claim 16 , wherein the request comprises any one of a read request and a write request.

18. The system of claim 16 , wherein the controller further comprises an ECC block configured to correct the single-bit error contained in the data outputted from the semiconductor memory device.

19. The system of claim 15 , wherein the controller controls the register to update single-bit error occurrence information corresponding to the requested address when a single-bit error occurred in data outputted from the semiconductor memory device as a result obtained by processing the request for the semiconductor memory device.

20. The system of claim 15 , wherein the controller controls the semiconductor memory device to process the request when none of a single-bit error and the multi-bit error has occurred at the requested address of the semiconductor memory device, and controls the register to register single-bit error occurrence information corresponding to the requested address in the register when a single-bit error exists in the data from the semiconductor memory device as the processing result.

21. The system of claim 15 , wherei

Assignees

• Sk Hynix Inc

Inventors

• Moon Young-Suk
• Lee Hyung-Dong
• Kwon Yong-Kee
• Kim Hong-Sik
• Yang Hyung-Gyun
• Kim Joon-Woo

Classifications

• G11C2029/0411

  Online error correction · CPC title

• G06F11/2094

  Redundant storage or storage space (G06F11/2056 takes precedence) · CPC title

• G06F11/1666

  where the redundant component is memory or memory area · CPC title

• G06F11/141 Primary

  for bus or memory accesses · CPC title

• G06F11/1024 Primary

  Identification of the type of error · CPC title