Systems, methods, and media for sharing information with vendor applications in secure environments
US-2024403071-A1 · Dec 5, 2024 · US
US9304751B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9304751-B2 |
| Application number | US-201214232685-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 20, 2012 |
| Priority date | Jul 15, 2011 |
| Publication date | Apr 5, 2016 |
| Grant date | Apr 5, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method for loading software onto a processor unit of a subcomponent of an assembly that contains a plurality of components having different subcomponents. The assembly includes a central processor. In order to be able to carry out at least a portion of such a method automatically, subcomponent-specific structure information is selected from a stored subcomponent-specific structure information list about the component by way of stored base information about the respective component, on the basis of a component-specific structure information list about the assembly stored in the central processor, and by way of additional stored base information about the subcomponent. The selected subcomponent-specific structure information is then used to generate, via the subcomponent, a loading list which causes the software to be loaded onto the processor unit that belongs to the subcomponent.
Opening claim text (preview).
The invention claimed is: 1. A processor-executed method of loading software onto an array, the method comprising: providing the array having a central processor and a plurality of array components, each array component having subarray components of different subarray component types, the subarray components including at least a processor unit; selecting one array component in the plurality of array components and providing stored base information about the selected array component; selecting one subarray component type and providing stored base information about the selected subarray component type; providing an array component specific structure information list about the array, the array component specific structure information list being stored in the central processor and including information specific to the array component of the plurality of array components; calling up a stored subarray component-specific structure information list about the selected array component on a basis of the base information about the selected array component and on a basis of the array component specific structure information list, the subarray component-specific structure information list including information specific to the subarray components of the selected array component; selecting a subarray component-specific structure information from the subarray component-specific structure information list on a basis of the base information about the selected subarray component type; generating a loading list on a basis of the selected subarray component-specific structure information; and effecting, according to the loading list, a loading of the software onto the processor unit that belongs to a subarray component disposed in the selected array component and being of the selected subarray component type. 2. The method according to claim 1 , wherein the structure information contains at least one or both of structure-describing data or topological data of the assembly. 3. The method according to claim 1 , which comprises storing the base information in the processor units. 4. The method according to claim 1 , which comprises storing the base information in the central processor.
Parallelism detection · CPC title
considering hardware capabilities · CPC title
Code layout in executable memory · CPC title
with variable precision · CPC title
Installation · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.