Current monitoring circuits and methods

US9304152B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9304152-B2
Application numberUS-201314102908-A
CountryUS
Kind codeB2
Filing dateDec 11, 2013
Priority dateDec 19, 2012
Publication dateApr 5, 2016
Grant dateApr 5, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A current monitoring circuit is disclosed. The current monitoring circuit includes a main transistor arrangement for connection in series with a load and a set of one or more measurement branches in parallel with the main transistor arrangement. Each measurement branch comprises a series resistor and switch for controlling the connection of the branch into circuit. A gate controller is provided for controlling the switching of the main transistor arrangement and branch switches and a sense amplifier is included for measuring a current through the load based on the current flowing through the main transistor arrangement or a branch.

First claim

Opening claim text (preview).

The invention claimed is: 1. A current monitoring circuit, comprising: a main transistor arrangement for connection in series with a load; a set of measurement branches in parallel with the main transistor arrangement, each measurement branch comprising a series resistor and switch for controlling the connection of the branch into circuit; a gate controller for controlling the switching of the main transistor arrangement and branch switches; and a sense amplifier for measuring a current through the load based on the current flowing through the main transistor arrangement or a branch. 2. A circuit as claimed in claim 1 , wherein the sense amplifier comprises a voltage sensing amplifier for sensing a source-drain voltage of the main transistor arrangement or a voltage across a branch resistor. 3. A circuit as claimed in claim 1 , wherein the main transistor arrangement comprises sense cells and main cells, wherein the sense cells and the main cells share drain and gate connections. 4. A circuit as claimed in claim 3 , wherein the sense amplifier comprises a first part for current sensing of a sense cell current, and a second part for voltage sensing of the voltage across a branch resistor. 5. A circuit as claimed in claim 1 , wherein the main transistor arrangement comprises at least first and second sets of sense cells and at least one set of main cells, wherein each set of sense cells shares drain and gate connections with an associated set of main cells, with a different ratio of number first and second sets of sense cells to associated main cell, and wherein the sense amplifier is controllable to be able to measure a sense current from the first set of sense cells, or from the second set of sense cells. 6. A circuit as claimed in claim 5 , wherein a same set of main cells is associated with the first and second sets of sense cells, and they all share the same gate connection. 7. A circuit as claimed in claim 6 , wherein the first and second sets of sense cells have separate source connections from which sense currents can be monitored independently. 8. A circuit as claimed claim 5 , wherein the transistor arrangement comprises a single transistor. 9. A circuit as claimed in claim 5 , wherein the transistor arrangement comprises at least a first transistor having the first set of sense cells and a first set of main cells, and a second transistor having the second set of sense cells and a second set of main cells. 10. A circuit as claimed in claim 5 , further comprising a main controller for setting a desired circuit setting corresponding to a desired current monitoring range, and wherein the gate controller provides an overload detection signal to the main controller for use in setting the desired circuit setting. 11. A current monitoring method, comprising: controlling the switching of a main transistor arrangement and branch switches, wherein the main transistor arrangement is connected in series with a load and a set of measurement branches are in parallel with the main transistor arrangement, each measurement branch comprising a series resistor and a switch for controlling the connection of the branch into circuit; measuring a current through the load based on the current flowing through the main transistor arrangement or a branch.

Assignees

Inventors

Classifications

  • with overcurrent detector · CPC title

  • Circuits for altering the measuring range · CPC title

  • Measuring current only · CPC title

  • Measuring means of, e.g. currents through or voltages across the switch · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9304152B2 cover?
A current monitoring circuit is disclosed. The current monitoring circuit includes a main transistor arrangement for connection in series with a load and a set of one or more measurement branches in parallel with the main transistor arrangement. Each measurement branch comprises a series resistor and switch for controlling the connection of the branch into circuit. A gate controller is provided…
Who is the assignee on this patent?
Nxp Bv
What technology area does this patent fall under?
Primary CPC classification G01R19/0092. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Apr 05 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).