Liquid crystal display device

Patent metadata

Field	Value
Publication number	US-9299306-B2
Application number	US-201414219949-A
Country	US
Kind code	B2
Filing date	Mar 19, 2014
Priority date	Nov 20, 2013
Publication date	Mar 29, 2016
Grant date	Mar 29, 2016

Abstract

A liquid crystal display device is disclosed. The display device includes gate drive ASG circuits, and a driver integrated circuit configured to connect wires from gate line output terminals of the ASG circuits with a client system. The ASG circuits output level signals to the client system, and the client system is configured to determine a duration time during which the level signals from the ASG circuits exceed a preset level signal threshold value, and in response to the duration time being less than the preset time threshold value, the driver integrated circuit receives an adjusted signal code required for operation of the ASG circuits, and the driver integrated circuit drives the ASG circuits according to the adjusted signal code required for operation of the ASG circuits.

First claim

What is claimed is:

1. A liquid crystal display device, comprising:
gate drive ASG circuits; and
a driver integrated circuit, configured to connect wires from gate line output terminals of the ASG circuits with a client system;
wherein the ASG circuits output level signals to the client system, wherein the client system is configured to determine a duration time during which the level signals from the ASG circuits exceed a preset level signal threshold value, and in response to the duration time being less than the preset time threshold value, the driver integrated circuit receives an adjusted signal code required for operation of the ASG circuits, and wherein the driver integrated circuit drives the ASG circuits according to the adjusted signal code required for operation of the ASG circuits.

2. The device according to claim 1 , wherein the client system is configured to:
receive the level signals from the gate line output terminals of the ASG circuits,
determine the duration time in which the level signals outputted by the gate line output terminals of the ASG circuits exceed the preset level signal threshold value,
adjust the signal code required for operation of the ASG circuits, and
send the adjusted signal code to the driver integrated circuit in response to the duration time being less than the preset time threshold value,
wherein the client system compares the duration time during which the level signals from the ASG circuits exceed the preset level signal threshold value with the preset time threshold value, and in response to the duration time being less than the preset time threshold value, the client system adjusts duty cycles of clock signals CK and CKB, wherein the clock signals CK and CKB belong to the signal code required for operation of the ASG circuits, or adjusts values of a highest voltage VGH and a lowest voltage VGL, wherein the highest voltage VGH and the lowest voltage VGL belong to the signal code required for operation of the ASG circuits, and the client system sends the adjusted signal code required for operation of the ASG circuits to the driver integrated circuit, so that the time during which the level signals from the ASG circuits exceed the preset level signal threshold value is greater than or equal to the preset time threshold value.

3. The device according to claim 1 , wherein the client system comprises:
a level conversion module and a master chip I/O port logical control unit, wherein the level conversion module is configured to receive and to reduce the level signals from the ASG circuits, and to input the reduced level signals to a master chip I/O port logical control unit, and wherein the master chip I/O port logical control unit is configured to receive the reduced level signals, to determine the duration time during which the level signals from the gate line output terminals of the ASG circuits exceed the preset level signal threshold value, to adjust a signal code required for operation of the ASG circuits, and then to send the adjusted signal code to the driver integrated circuit in response to the duration time being less than the preset time threshold value.

4. The device according to claim 3 , wherein the gate line output terminals of the ASG circuits include a gate line output terminal of a first ASG circuit and a gate line output terminal of a second ASG circuit, wherein the gate line output terminal of the first ASG circuit is a gate line output terminal of an ASG circuit at the leftmost side in the device, and the gate line output terminal of the second ASG circuit is a gate line output terminal of an ASG circuit at the rightmost side in the device.

5. The device according to claim 4 , wherein the level conversion module comprises a first level conversion module and a second level conversion module, wherein the first level conversion module is configured to reduce a level signal from the gate line output terminal of the first ASG circuit, and the second level conversion module is configured to reduce a level signal from the gate line output terminal of the second ASG circuit.

6. The device according to claim 5 , wherein the master chip I/O port logical control unit comprises a first master chip I/O port logical control unit and a second master chip I/O port logical control unit, wherein the first master chip I/O port logical control unit is connected with the first level conversion module, and configured to receive a level signal from the first level conversion module and to determine a duration time during which the level signal from the gate line output terminal of the first ASG circuit exceeds the preset level signal threshold value, to adjust the signal code required for operation of the ASG circuit, and then to send the adjusted signal code to the driver integrated circuit in response to the duration time being less than the preset time threshold value, and wherein the second master chip I/O port logical control unit is connected with the second level conversion module, and is configured to receive a level signal from the second level conversion module, to determine a duration time during which the level signal from the gate line output terminal of the second ASG circuit exceeds the preset level signal threshold value, to adjust the signal code required for operation of the ASG circuit, and then to send the adjusted signal code to the driver integrated circuit in response to the duration time being less than the preset time threshold value.

7. The device according to claim 5 , wherein the first level conversion module comprises a first transistor, a high-voltage level input terminal, and a ground point, wherein the first transistor is connected between the high-voltage level input terminal and the ground point, and is configured to reduce the level signal outputted by the gate line output terminal of the first ASG circuit.

8. The device according to claim 7 , wherein the first transistor is an MOS transistor.

9. The device according to claim 7 , wherein the first level conversion module further comprises a first current-limiting resistor, wherein the first current-limiting resistor is connected between the high-voltage level input terminal and the first transistor.

10. The device according to claim 5 , wherein the second level conversion module comprises a second transistor, a high-voltage level input terminal and a ground point, wherein the second transistor is connected between the high-voltage level input terminal and the ground point, and configured to reduce the level signal outputted by the gate line output terminal of the second ASG circuit.

11. The device according to claim 10 , wherein the second level conversion module further comprises a second current-limiting resistor, wherein the second current-limiting resistor is connected between the high-voltage level input terminal and the second transistor.

Assignees

• Shanghai Avic Optoelectronics
• Tianma Micro Electronics Co Ltd
• Shanghai Avic Opto Electronics Co Ltd

Inventors

• Ye Song
• Wang Xupeng
• Ding Xiaoyuan
• Huang Zhengyuan
• Li Wenjing
• Yang Xu

Classifications

• G09G3/36

  using liquid crystals · CPC title

• G09G3/3677 Primary

  suitable for active matrices only · CPC title

• G09G2320/08

  Arrangements within a display terminal for setting, manually or automatically, display parameters of the display terminal · CPC title

• G09G2300/0408

  Integration of the drivers onto the display substrate · CPC title

• G09G2300/0417

  Special arrangements specific to the use of low carrier mobility technology · CPC title