Logic drive using standard commodity programmable logic ic chips comprising non-volatile random access memory cells
US-2024380401-A1 · Nov 14, 2024 · US
Random access memory architecture for reading bit states
US9293182B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9293182-B2 |
| Application number | US-201213688390-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 29, 2012 |
| Priority date | Dec 15, 2011 |
| Publication date | Mar 22, 2016 |
| Grant date | Mar 22, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An architecture and method includes providing an oscillatory signal through each magnetic tunnel junction (MTJ), or in a line adjacent each MTJ, in a magnetoresistive random access memory array. A rectified signal appearing across each MTJ is measured and compared to a reference signal for determining the state of the MTJ.
First claim
Opening claim text (preview).
The invention claimed is: 1. A method of reading a data state stored in a magnetic tunnel junction cell, the method comprising: applying an oscillating signal to the magnetic tunnel junction cell to read the data state stored therein, wherein applying the oscillating signal includes applying an oscillating voltage across the magnetic tunnel junction cell that causes an oscillating resistance of the magnetic tunnel junction cell, wherein the oscillating resistance of the magnetic t…
Assignees
Inventors
Classifications
- G11C11/1673Primary
Physics · mapped topic
- G11C11/16Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9293182B2 cover?
- An architecture and method includes providing an oscillatory signal through each magnetic tunnel junction (MTJ), or in a line adjacent each MTJ, in a magnetoresistive random access memory array. A rectified signal appearing across each MTJ is measured and compared to a reference signal for determining the state of the MTJ.
- Who is the assignee on this patent?
- Everspin Technologies Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C11/1673. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 22 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).