Memory device and in-memory search method thereof
US-2024274164-A1 · Aug 15, 2024 · US
Configurable bandwidth memory devices and methods
US9293170B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9293170-B2 |
| Application number | US-201314136925-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 20, 2013 |
| Priority date | Mar 23, 2009 |
| Publication date | Mar 22, 2016 |
| Grant date | Mar 22, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Memory devices and methods are described, such as those that include a stack of memory dies and an attached logic die. Method and devices described provide for configuring bandwidth for selected portions of a stack of memory dies. Additional devices, systems, and methods are disclosed.
First claim
Opening claim text (preview).
What is claimed is: 1. A memory device, comprising: a stack of memory dies, including a number of memory portions; a logic die coupled to the stack of memory dies; a memory fabric control register selectably coupled to the number of memory portions to select a number of memory portions that operate synchronously for a single memory request; wherein each memory portion includes both a direct connection to an originating and/or destination device, and a buffered connection to…
Assignees
Inventors
Classifications
Physics · mapped topic
- G11C5/02Primary
Physics · mapped topic
- G06F13/4234Primary
Physics · mapped topic
Cross-Sectional Technologies · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9293170B2 cover?
- Memory devices and methods are described, such as those that include a stack of memory dies and an attached logic die. Method and devices described provide for configuring bandwidth for selected portions of a stack of memory dies. Additional devices, systems, and methods are disclosed.
- Who is the assignee on this patent?
- Micron Technology Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C5/02. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 22 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).