Active-matrix substrate, display panel, and display panel manufacturing method including plural testing signal selection circuits

US9293074B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9293074-B2
Application numberUS-201213602881-A
CountryUS
Kind codeB2
Filing dateSep 4, 2012
Priority dateApr 12, 2011
Publication dateMar 22, 2016
Grant dateMar 22, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An active-matrix substrate includes: a substrate; gate lines disposed on the substrate; source lines disposed on the substrate in a direction that crosses the gate lines; a first terminal provided for each of data line blocks obtained by grouping every m-lines (m being an integer greater than or equal to 2) of the source lines into a block; a first selection circuit provided for each of the data line blocks, for causing conduction between the first terminal and at least one source line selected from among the m source lines; a second terminal provided for every n-blocks (n being an integer greater than or equal to 2) of the data line blocks; and a second selection terminal provided for every n-blocks of the data line blocks, for causing conduction between the second terminal and at least one source line selected from among the m×n source lines.

First claim

Opening claim text (preview).

The invention claimed is: 1. An active-matrix substrate comprising: a substrate; a plurality of signal lines disposed on the substrate; a first terminal provided for each of signal line blocks obtained by grouping every m-lines of the signal lines into a block, m being an integer greater than or equal to 2; a first selection circuit provided for each of the signal line blocks, for causing conduction between the first terminal and at least one signal line selected from among the m signal lines; a second terminal provided for every n-blocks of the signal line blocks, n being an integer greater than or equal to 2; and a second selection circuit provided for every n-blocks of the signal line blocks, for causing conduction between the second terminal and at least one signal line selected from among m×n signal lines. 2. The active-matrix substrate according to claim 1 , wherein the first terminal, the first selection circuit, the second terminal, and the second selection circuit make up a circuit for testing each of the signal lines. 3. The active-matrix substrate according to claim 2 , wherein, when the first selection circuit causes conduction between the first terminal and the signal line to be tested, the second selection circuit is controlled so that conduction is caused between the second terminal and the signal lines other than the signal line to be tested, and a fixed potential is inputted from the second terminal. 4. The active-matrix substrate according to claim 1 , wherein at least one of the first selection circuit and the second selection circuit operates as a multiplexer or a demultiplexer. 5. The active-matrix substrate according to claim 1 , wherein the first selection circuit includes a plurality of first switches each of which switches between conduction and non-conduction between the first terminal and a corresponding one of the signal lines, the second selection circuit includes a plurality of second switches each of which switches between conduction and non-conduction between the second terminal and a corresponding one of the signal lines, and each of the second switches is capable of functioning as a redundancy circuit of the first switch connected to a same signal line. 6. The active-matrix substrate according to claim 1 , wherein the plurality of signal lines is one of (i) a plurality of data signal lines and (ii) a plurality of scanning signal lines arranged in a direction that crosses the data signal lines. 7. The active-matrix substrate according to claim 6 , wherein the second terminal and the second selection circuit are provided singly so as to be shared by all of the signal line blocks, and the second selection circuit causes conduction between the second terminal and at least one data signal line selected from among all of the data signal lines provided on the active-matrix substrate. 8. The active-matrix substrate according to claim 6 , wherein the second terminal and the second selection circuit are provided singly so as to be shared by all of the scanning signal line blocks, and the second selection circuit causes conduction between the second terminal and at least one scanning signal line selected from among all of the scanning signal lines provided on the active-matrix substrate. 9. A display panel comprising: the active-matrix substrate according to claim 6 ; and a light-emitting element provided in each of crossings between the scanning signal lines and the data signal lines on the active-matrix substrate. 10. The display panel according to claim 9 , wherein the light-emitting element is an organic electroluminescence (EL) element. 11. A method of manufacturing the display panel according to claim 9 , the method comprising removing, from the active-matrix substrate, a portion including at least one of the first terminal, the first selection circuit, the second terminal, and the second selection circuit. 12. The active-matrix substrate according to claim 1 , wherein, for each n-blocks of the signal lines, the second selection circuit is a redundancy circuit of first selection circuits of the n-blocks. 13. The active-matrix substrate according to claim 1 , wherein the first selection circuit is configured to distribute a signal applied to the first terminal to the at least one signal line selected from among the m signal lines, and the second selection circuit is configured to distribute the signal applied to the second terminal to the at least one signal line selected from among the m signal lines to allow substitution of the first selection circuit by the second selection circuit. 14. The active-matrix substrate according to claim 1 , wherein the second selection circuit is provided between the first selection circuit and the m signal lines of the block for causing conduction between the first terminal and the at least one signal line selected from among the m signal lines. 15. The active-matrix substrate according to claim 1 , further comprising: wherein the second selection circuit receives m selection signals, with each of the m selection signals corresponding to one signal line of each block of the n-blocks.

Assignees

Inventors

Classifications

  • Electricity · mapped topic

  • Test circuits or failure detection circuits included in a display system, as permanent part thereof · CPC title

  • using an active matrix · CPC title

  • using an active matrix (G09G3/367 - G09G3/3696 take precedence) · CPC title

  • G09G3/006Primary

    Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays (testing individual LED's G01R31/2635; testing lamps G01R31/44; testing of optical features of LCD displays G02F1/1309) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9293074B2 cover?
An active-matrix substrate includes: a substrate; gate lines disposed on the substrate; source lines disposed on the substrate in a direction that crosses the gate lines; a first terminal provided for each of data line blocks obtained by grouping every m-lines (m being an integer greater than or equal to 2) of the source lines into a block; a first selection circuit provided for each of the dat…
Who is the assignee on this patent?
Tajika Kenichi, Shirouzu Hiroshi, Joled Inc
What technology area does this patent fall under?
Primary CPC classification G09G3/006. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 22 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).