System and method for a switchable capacitance

US9281802B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9281802-B2
Application numberUS-201313894096-A
CountryUS
Kind codeB2
Filing dateMay 14, 2013
Priority dateMay 14, 2013
Publication dateMar 8, 2016
Grant dateMar 8, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In accordance with an embodiment, a switchable capacitance circuit includes a plurality of capacitance-switch cells that each has a first semiconductor switching circuit and a capacitance circuit having a first terminal coupled to the first semiconductor switching circuit. A resistance of the first semiconductor switching circuit of a first switch-capacitance cell of the plurality of capacitance-switch cells is within a first tolerance of a resistance of the first semiconductor switching circuit of a second capacitance-switch cell of the plurality of capacitance-switch cells, and a capacitance of the capacitance circuit of the first capacitance-switch cell is within a second tolerance of a capacitance of the capacitance circuit of the second capacitance-switch cell.

First claim

Opening claim text (preview).

What is claimed is: 1. A switchable capacitance circuit comprising: a plurality of capacitance-switch cells coupled to a common terminal, wherein each capacitance-switch cell comprises: a first semiconductor switching circuit, and a capacitance circuit having a first terminal coupled to the first semiconductor switching circuit; wherein a resistance of the first semiconductor switching circuit of a first capacitance-switch cell of the plurality of capacitance-switch cells is substantially equal to a resistance of the first semiconductor switching circuit of a second capacitance-switch cell of the plurality of capacitance-switch cells, and a capacitance of the capacitance circuit of the first capacitance-switch cell is substantially equal to a capacitance of the capacitance circuit of the second capacitance-switch cell, and wherein each of the plurality of capacitance-switch cells are matched cells having a same geometry, wherein a Q factor of the switchable capacitance circuit is substantially monotonic as a load capacitance is increased and decreased by switching in and out ones of the plurality of capacitance-switch cells. 2. The switchable capacitance circuit of claim 1 , wherein: the first semiconductor switching circuit comprises a plurality of series connected semiconductor switches; and the capacitance circuit comprises a plurality of series connected capacitors. 3. The switchable capacitance circuit of claim 2 , wherein each of the plurality of series connected semiconductor switches comprises a transistor and a resistor coupled in series with a gate of the transistor. 4. The switchable capacitance circuit of claim 2 , wherein a number of series connected semiconductor switches is greater or equal to a maximum expected operating voltage of the switchable capacitance circuit divided by a maximum operating voltage of one of the semiconductor switches; and a number of the series connected capacitors is greater or equal to a maximum expected operating voltage of the switchable capacitance circuit divided by a maximum operating voltage of one of the series connected capacitors. 5. The switchable capacitance circuit of claim 4 , wherein the maximum expected operating voltage is greater than 50 V. 6. The switchable capacitance circuit of claim 1 , wherein each of the plurality of capacitance-switch cells further comprises a second semiconductor switching circuit coupled to a second terminal of the capacitance circuit. 7. The switchable capacitance circuit of claim 6 , further comprising a third semiconductor switching circuit having a first end coupled to the first terminal of the capacitance circuit and a second end coupled to the second terminal of the capacitance circuit. 8. The switchable capacitance circuit of claim 7 , wherein: the capacitance circuit comprises a metal-insulator-metal (MIM) capacitor; and the first semiconductor switching circuit is disposed below the MIM capacitor. 9. A method of operating a switchable capacitance circuit, the method comprising: increasing a load capacitance of the switchable capacitance circuit comprising switching-on at least one of a plurality of capacitance-switch cells coupled to a common terminal, wherein each of the plurality of capacitance-switch cells comprises a first semiconductor switching circuit and a capacitance circuit having a first terminal coupled to the first semiconductor switching circuit, and a resistance of the first semiconductor switching circuit of a first capacitance-switch cell of the plurality of capacitance-switch cells is substantially equal to a resistance of the first semiconductor switching circuit of a second capacitance-switch cell of the plurality of capacitance-switch cells, and a capacitance of the capacitance circuit of the first capacitance-switch cell is substantially equal to a capacitance of the capacitance circuit of the second capacitance-switch cell, wherein each of the plurality of capacitance-switch cells are matched cells having a same geometry, and switching-on comprises activating the first semiconductor switching circuit of the at least one of the plurality of capacitance-switch cells; and decreasing the load capacitance of the switchable capacitance circuit comprising switching-off the at least of the plurality of capacitance-switch cells, wherein switching-off comprises deactivating the first semiconductor switching circuit of the at least one of the plurality of capacitance-switch cell, wherein a Q factor of the switchable capacitance circuit is substantially monotonic as the load capacitance is increased and decreased. 10. The method of claim 9 , wherein activating the first semiconductor switching circuit of the at least one of the plurality of capacitance-switch cells further comprises activating a plurality of semiconductor switches coupled in series. 11. The method of claim 9 , wherein: each of the plurality of capacitance-switch cells further comprises a second semiconductor switching circuit coupled to a second terminal of the capacitance circuit; and switching-on further comprises activating the second semiconductor switching circuit of the at least one of the plurality of capacitance-switch cells. 12. The method of claim 11 , wherein: each of the plurality of capacitance-switch cells further comprises a bypass switch having a first end coupled to the first terminal of the capacitance circuit and a second end coupled to the second terminal of the capacitance circuit; and the method further comprises bypassing the switchable capacitance circuit, wherein bypassing comprises activating the first semiconductor switching circuit, the second semiconductor switching circuit and the bypass switch for at least one of the plurality of capacitance-switch cells. 13. The method of claim 9 , further comprising applying a radio-frequency (RF) signal to the switchable capacitance circuit. 14. The method of claim 9 , further comprising: coupling the switchable capacitance circuit to an antenna; and tuning the antenna by increasing and decreasing the load capacitance of the switchable capacitance circuit. 15. The method of claim 9 , further comprising: receiving a command from a digital interface; and decoding the command, wherein increasing and decreasing the load capacitance further comprising selectively activating the first semiconductor switching circuit of the plurality of capacitance-switch cells according to the decoded command. 16. A tunable radio-frequency (RF) circuit comprising: a semiconductor substrate; and a plurality of capacitance-switch cells coupled to a common terminal and disposed on the semiconductor substrate, wherein each capacitance-switch cell comprises: a capacitance circuit comprising a first end and a second end, a first semiconductor switching circuit coupled between a first end of the capacitance circuit and a first output terminal of the RF circuit, and a second semiconductor switching circuit coupled between a second end of the capacitance circuit and a second output terminal of the RF circuit; wherein a resistance of the first semiconductor switching circuit of a first capacitance-switch cell of the plurality of capacitance-switch cells is substantially equal to a resistance of the first semiconductor switching circuit of a second capacitance-switch cell of the plurality of capacitance-switch cells, and a capacitance of the capacitance circuit of the first capacitance-switch cell is substantially equal to a capacitance of the capacitance circuit of the second capacitance-switch cell, wherein each of the plurality of capacitance-switch

Assignees

Inventors

Classifications

  • Tuning of a resonator by means of digitally controlled capacitor bank · CPC title

  • H03J5/244Primary

    using electronic means · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9281802B2 cover?
In accordance with an embodiment, a switchable capacitance circuit includes a plurality of capacitance-switch cells that each has a first semiconductor switching circuit and a capacitance circuit having a first terminal coupled to the first semiconductor switching circuit. A resistance of the first semiconductor switching circuit of a first switch-capacitance cell of the plurality of capacitanc…
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification H03J5/244. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 08 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).