Receiver and method for gain control

US9281792B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9281792-B2
Application numberUS-201414487145-A
CountryUS
Kind codeB2
Filing dateSep 16, 2014
Priority dateOct 28, 2013
Publication dateMar 8, 2016
Grant dateMar 8, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An RFVGA variably controls a gain according to an RFVGA gain control signal and amplifies and outputs a reception signal. A low-pass filter filters a signal output from a frequency converter. An OFDM demodulator generates a digital signal based on an output signal from the low-pass filter. A power detection evaluation circuit controls the RFVGA gain control signal based on a voltage value (DET 0 ) of the RFVGA gain control signal or a voltage value (DET 1 ) of the output signal from the RFVGA, and a voltage value (DET 3 ) of an output signal from the low-pass filter and a voltage value (DET 2 ) of an intermediate node of the low-pass filter.

First claim

Opening claim text (preview).

What is claimed is: 1. A receiver comprising: a voltage control variable gain amplifier to vary a gain to amplify a reception signal according to a gain control signal; a filter circuit to filter a signal obtained by converting a frequency of an output signal from the voltage control variable gain amplifier; a demodulator to generate a digital signal based on an output signal from the filter circuit, and to generate quality voltage information indicating a quality of the digital signal; and a power detection evaluation circuit to perform evaluation processing to detect a plurality of kinds of poor reception states based on the quality voltage information in addition to at least one of a voltage value of the gain control signal, a voltage value of the output signal from the voltage control variable gain amplifier, a voltage value of the reception signal, a voltage value of the output signal from the filter circuit, and a voltage value of an intermediate node of the filter circuit, and controls the gain control signal when the power detection evaluation circuit detects one of the poor reception states so that the voltage value of the output signal from the voltage control variable gain amplifier becomes low, wherein the power detection evaluation circuit compares a difference between the voltage value of the output signal from the filter circuit and the voltage value of the intermediate node with a first threshold, calculates a reception level of an interference wave of an adjacent channel of a desired wave in the reception signal according to the comparison, and changes the voltage value of the gain control signal according to whether or not the reception level is greater than or equal to a predetermined value. 2. The receiver according to claim 1 , further comprising: a conversion circuit to convert the frequency of an output signal from the voltage control variable gain amplifier, and wherein the filter circuit filters the signal which is output from the conversion circuit. 3. The receiver according to claim 2 , wherein the conversion circuit includes a mixer and an oscillator. 4. The receiver according to claim 1 , wherein the filter circuit includes a multi-stage low-pass filter including an active element. 5. A semiconductor integrated circuit comprising the receiver according to claim 1 . 6. The receiver according to claim 1 , wherein when the reception level of the interference wave of the adjacent channel is less than the predetermined value, the power detection evaluation circuit evaluates that a power level of the desired wave is at a level which causes one of the poor reception states and changes the voltage value of the gain control signal. 7. The receiver according to claim 1 , wherein when the reception level of the interference wave of the adjacent channel is less than the predetermined value, the voltage value of the gain control signal is less than or equal to a second threshold, and the voltage value of the output signal from the voltage control gain variable amplifier is greater than or equal to a third threshold, the power detection evaluation circuit evaluates that the power level of the desired wave is at a level which causes one of the poor reception states and changes the voltage value of the gain control signal. 8. The receiver according to claim 1 , wherein when the reception level of the interference wave of the adjacent channel is less than the predetermined value, the voltage value of the gain control signal is less than or equal to a second threshold, and the voltage value of the output signal from the filter circuit is greater than or equal to a fourth threshold, the power detection evaluation circuit evaluates that the power level of the desired wave is at a level which causes one of the poor reception states and changes the voltage value of the gain control signal. 9. The receiver according to claim 1 , wherein when the reception level of the interference wave of the adjacent channel is less than or equal to the predetermined value, the voltage value of the output signal from the voltage control gain variable amplifier is greater than or equal to a fifth threshold, the voltage value of the output signal from the filter circuit is less than or equal to a seventh threshold, and the quality voltage information does not satisfy a quality reference value, the power detection evaluation circuit evaluates that there is an influence of intermodulation distortion by a plurality of interference waves on the desired wave and changes the voltage value of the gain control signal. 10. The receiver according to claim 1 , wherein when the reception level of the interference wave of the adjacent channel is less than the predetermined value, the voltage value of the gain control signal is less than or equal to a sixth threshold, the voltage value of the output signal from the filter circuit is less than or equal to a seventh threshold, and the quality voltage information does not satisfy a quality reference value, the power detection evaluation circuit evaluates that there is an influence of intermodulation distortion by a plurality of interference waves on the desired wave and changes the voltage value of the gain control signal. 11. The receiver according to claim 1 , wherein when the reception level of the interference wave of the adjacent channel is less than or equal to the predetermined value, and there is a predetermined correlation between the voltage value of the reception signal and the voltage value of the output signal from the filter circuit, the power detection evaluation circuit evaluates that the power level of the desired wave is at a level which causes one of the poor reception states and changes the voltage value of the gain control signal. 12. The receiver according to claim 1 , wherein when the reception level of the interference wave of the adjacent channel is less than or equal to the predetermined value, there is a predetermined correlation between the voltage value of the reception signal and the voltage value of the output signal from the filter circuit, and the quality voltage information does not satisfy a quality reference value, the power detection evaluation circuit evaluates that the power level of the desired wave is at a level which causes one of the poor reception states and changes the voltage value of the gain control signal. 13. The receiver according to claim 1 , wherein when the reception level of the interference wave of the adjacent channel is less than or equal to the predetermined value, the voltage value of the reception signal is greater than or equal to an eighth threshold, the voltage value of the output signal from the filter circuit is less than or equal to a ninth threshold, and the quality voltage information does not satisfy a quality reference value, the power detection evaluation circuit evaluates that there is an influence of intermodulation distortion by a plurality of interference waves on the desired wave and changes the voltage value of the gain control signal. 14. The receiver according to claim 1 , wherein when the reception level of the interference wave of the adjacent channel is greater than or equal to the predetermined value, the power detection evaluation circuit controls the gain control signal so that the voltage of the output signal from the voltage control gain variable amplifier will be the lowest. 15. A method for gain control comprising: amplifying a reception signal by an amplifier, the amplifier having a variable gain which is controlled according to a gain control signal; filtering a signal obtained by con

Assignees

Inventors

Classifications

  • H03G3/3078Primary

    Circuits generating control signals for digitally modulated signals · CPC title

  • Circuits generating control signals for both R.F. and I.F. stages · CPC title

  • Arrangements specific to the receiver only (equalisation H04L27/01) · CPC title

  • Demodulators · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9281792B2 cover?
An RFVGA variably controls a gain according to an RFVGA gain control signal and amplifies and outputs a reception signal. A low-pass filter filters a signal output from a frequency converter. An OFDM demodulator generates a digital signal based on an output signal from the low-pass filter. A power detection evaluation circuit controls the RFVGA gain control signal based on a voltage value (DET …
Who is the assignee on this patent?
Renesas Electronics Corp
What technology area does this patent fall under?
Primary CPC classification H03G3/3078. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 08 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).