Activity tracing diagnostic systems and methods
US-2015347265-A1 · Dec 3, 2015 · US
Scheduling thread execution based on thread affinity
US9268595B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9268595-B2 |
| Application number | US-201113993706-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 15, 2011 |
| Priority date | Nov 15, 2011 |
| Publication date | Feb 23, 2016 |
| Grant date | Feb 23, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
In accordance with some embodiments, spatial and temporal locality between threads executing on graphics processing units may be analyzed and tracked in order to improve performance. In some applications where a large number of threads are executed and those threads use common resources such as common data, affinity tracking may be used to improve performance by reducing the cache miss rate and to more effectively use relatively small-sized caches.
First claim
Opening claim text (preview).
What is claimed is: 1. A method comprising: breaking a repetitive graphics processing task into steps, wherein one of the steps is performed in more than one task; performing the one step across at least two tasks; identifying affinities between said at least two tasks using address shift logic; using a driver to configure the address shift logic, said driver to set the number of bits to be shifted based on available cache size, said shift logic to output a memory slice inde…
Assignees
Inventors
Classifications
- G06F9/46Primary
Physics · mapped topic
- G06F9/5033Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9268595B2 cover?
- In accordance with some embodiments, spatial and temporal locality between threads executing on graphics processing units may be analyzed and tracked in order to improve performance. In some applications where a large number of threads are executed and those threads use common resources such as common data, affinity tracking may be used to improve performance by reducing the cache miss rate and…
- Who is the assignee on this patent?
- Chen Feng, Hao Yan, Fu Jin, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification G06F9/46. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Feb 23 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).