Display substrate and display panel in each of which distance from convex structure to a substrate and distance from alignment layer to the substrate has preset difference therebetween
US-12164187-B2 · Dec 10, 2024 · US
US9268168B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9268168-B2 |
| Application number | US-201414547212-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 19, 2014 |
| Priority date | Nov 20, 2013 |
| Publication date | Feb 23, 2016 |
| Grant date | Feb 23, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A liquid crystal display device having a color filter on TFT (COT) structure for high picture quality, high performance display and a method of fabricating the same are provided to reduce the luminance difference between a pixel portion and an outer portion by laminating color pigments in black matrix regions, forming a light blocking pattern to use as a black matrix, and configuring the light blocking pattern to have three layers to achieve black luminance.
Opening claim text (preview).
What is claimed is: 1. A method of fabricating a liquid crystal display device, the method comprising the steps of: forming a gate line and a data line that cross each other on a first substrate to define red, green, and blue pixel regions; forming a thin film transistor at the crossing of the gate line and the data line; forming red, green, and blue color filters within the red, green, and blue pixel regions of the first substrate; forming a light blocking layer at upper and lower boundaries of the pixel regions by laminating color pigments for the red, green, and blue color filters; forming a plurality of common electrodes and pixel electrodes within the pixel regions of the first substrate where the red, green, and blue color filters and the light blocking layer are formed; forming a light blocking pattern at left and right boundaries of the pixel regions over the data line; and attaching the first substrate and a second substrate together, wherein the common electrodes, the pixel electrodes, and the light blocking pattern have a triple-layer structure consisting of lower and upper layers with low reflection and transmission characteristics; and an intermediate layer that is light-transmissive. 2. The method of claim 1 , further comprising of forming a common line parallel to the gate line, wherein the common line is adjacent an upper or lower side of the gate line. 3. The method of claim 2 , wherein one end of the common electrodes and one end of the light blocking pattern are connected to a common electrode line, which is parallel with the gate line, and wherein the common electrode line is electrically connected to the underlying common line. 4. The method of claim 1 , wherein one end of the pixel electrodes is connected to a pixel electrode line, which is in parallel with the gate line, and wherein the pixel electrode line is electrically connected to the drain electrode of the thin film transistor. 5. The method of claim 1 , wherein the upper and lower layers of the common electrodes, pixel electrodes, and light blocking pattern are made of an opaque conductive material. 6. The method of claim 5 , wherein the opaque conductive material is ceramic, metal oxide, MoTi, or copper. 7. The method of claim 1 , wherein the intermediate layers of the common electrodes, pixel electrodes, and light blocking pattern are made of a transparent conductive material. 8. The method of claim 7 , wherein the transparent conductive material is indium tin oxide (ITO) or indium zinc oxide (IZO). 9. The method of claim 1 , wherein the upper layers, intermediate layers, and lower layers of the common electrodes, pixel electrodes, and light blocking pattern have a thickness of 30 to 100 Å, 400 to 600 Å, and 100 to 300 Å, respectively. 10. The method of claim 1 , wherein the light blocking layer has a lamination structure of red and blue color layers made of color pigments for the red and blue color filters. 11. A liquid crystal display device comprising: a gate line and a data line formed on a first substrate and crossing each other to define red, green, and blue pixel regions; a thin film transistor formed at the crossing of the gate line and the data line; red, green, and blue color filters formed within the red, green, and blue pixel regions of the first substrate where the thin film transistor is formed; a light blocking layer formed at upper and lower boundaries of the pixel regions by laminating color pigments for the red, green, and blue color filters; a plurality of common electrodes and pixel electrodes formed within the pixel regions of the first substrate where the red, green, and blue color filters and the light blocking layer are formed; a light blocking pattern formed at left and right boundaries of the pixel regions over the data line; and a second substrate attached to the first substrate and facing each other, wherein the common electrodes, the pixel electrodes, and the light blocking pattern have a triple-layer structure consisting of lower and upper layers with low reflection and transmission characteristics, and an intermediate layer which is light-transmissive. 12. The liquid crystal display device of claim 11 , further comprising a common line formed in parallel with the gate line, wherein the common line is adjacent to an upper or lower side of the gate line. 13. The liquid crystal display device of claim 12 , wherein one end of the common electrodes and one end of the light blocking pattern are connected to a common electrode line, which is in parallel with the gate line, and wherein the common electrode line is electrically connected to the underlying common line. 14. The liquid crystal display device of claim 11 , wherein one end of the pixel electrodes is connected to a pixel electrode line, which is in parallel with the gate line, and wherein the pixel electrode line is electrically connected to the drain electrode of the thin film transistor. 15. The liquid crystal display device of claim 11 , wherein the upper and lower layers of the common electrodes, pixel electrodes, and light blocking pattern are made of an opaque conductive material. 16. The liquid crystal display device of claim 15 , wherein the opaque conductive material is ceramic, metal oxide, MoTi, or copper. 17. The liquid crystal display device of claim 11 , wherein the intermediate layer of the common electrodes, pixel electrodes, and light blocking pattern is made of a transparent conductive material. 18. The liquid crystal display device of claim 17 , wherein the transparent conductive material is indium tin oxide (ITO) or indium zinc oxide (IZO). 19. The liquid crystal display device of claim 11 , wherein the light blocking layer has a lamination structure of red and blue color layers made of color pigments for the red and blue color filters.
Interconnections, e.g. scanning lines · CPC title
wherein the TFTs are in active matrices · CPC title
of multiple TFTs · CPC title
Colour filters · CPC title
Methods for their manufacture, e.g. printing, electro-deposition or photolithography · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.