Method and apparatus for bit-line sensing gates on an sram cell
US-2015364183-A1 · Dec 17, 2015 · US
Circuit-level abstraction of multigate devices using two-dimensional technology computer aided design
US9262575B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9262575-B2 |
| Application number | US-201414176740-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 10, 2014 |
| Priority date | Feb 10, 2014 |
| Publication date | Feb 16, 2016 |
| Grant date | Feb 16, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method for predicting a condition in a circuit under design includes obtaining a set comprising first static noise margin curve for the circuit and a second static noise margin curve for the circuit, wherein the second static noise margin curve is complementary to the first static noise margin curve, matching the set to a two-dimensional model of a cell, and predicting the condition in accordance with hardware characterization data corresponding to the cell.
First claim
Opening claim text (preview).
What is claimed is: 1. A computer-implemented method for predicting a condition in a circuit under design, the method comprising: obtaining a first set comprising a first static noise margin curve for the circuit and a second static noise margin curve for the circuit, wherein each of the first static noise margin curve and the second static noise margin curve plots a voltage of an input node of the circuit against a corresponding voltage of an output node of the circuit, wherein t…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
- G11C11/417Primary
Physics · mapped topic
Physics · mapped topic
- G06F30/398Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9262575B2 cover?
- A method for predicting a condition in a circuit under design includes obtaining a set comprising first static noise margin curve for the circuit and a second static noise margin curve for the circuit, wherein the second static noise margin curve is complementary to the first static noise margin curve, matching the set to a two-dimensional model of a cell, and predicting the condition in accord…
- Who is the assignee on this patent?
- IBM
- What technology area does this patent fall under?
- Primary CPC classification G11C11/417. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Feb 16 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).