Memory system and host device
US-2024394189-A1 · Nov 28, 2024 · US
Techniques for cache injection in a processor system using a cache injection instruction
US9256540B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9256540-B2 |
| Application number | US-21293508-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 18, 2008 |
| Priority date | Sep 18, 2008 |
| Publication date | Feb 9, 2016 |
| Grant date | Feb 9, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A technique for performing cache injection includes monitoring addresses on a bus in response to a cache injection instruction. Ownership of input/output data on the bus is acquired by a cache when an address on the bus (that is associated with the input/output data) corresponds to an address of a data block associated with the cache injection instruction.
First claim
Opening claim text (preview).
What is claimed is: 1. A method of performing cache injection in a processor system, comprising: monitoring, at a cache, addresses on a bus in response to a cache injection instruction, wherein the cache injection instruction causes a cache controller to modify a grab coherency bit of a coherency status field included in a cache directory to indicate that cache injection is to be employed to provide input/output data to a data block of the cache that is associated with the grab co…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9256540B2 cover?
- A technique for performing cache injection includes monitoring addresses on a bus in response to a cache injection instruction. Ownership of input/output data on the bus is acquired by a cache when an address on the bus (that is associated with the input/output data) corresponds to an address of a data block associated with the cache injection instruction.
- Who is the assignee on this patent?
- Arimilli Lakshminarayana Baba, Arimilli Ravi K, Sinharoy Balaram, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0862. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Feb 09 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).