Multilevel converter

US9252670B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9252670-B2
Application numberUS-201213719259-A
CountryUS
Kind codeB2
Filing dateDec 19, 2012
Priority dateDec 19, 2012
Publication dateFeb 2, 2016
Grant dateFeb 2, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A power converter is presented. The power converter includes at least one leg operatively coupled between a first bus and a second bus and includes a first string including a plurality of non-controllable semiconductor switches, a first node, a second node, and a third node, where the first node is coupled to a third bus, one or more second strings, where each of the one or more second strings includes at least one fully controllable semiconductor switch, and where one of the second strings is coupled between the first node and the third bus and another second string is coupled between the second node and the third node, and one or more third strings, where each of the one or more third strings includes at least one energy storage device and is coupled to the first string, the one or more second strings, or a combination thereof.

First claim

Opening claim text (preview).

The invention claimed is: 1. A power converter, comprising: at least one leg operatively coupled between a first bus and a second bus, wherein the at least one leg comprises: a first string comprising a plurality of non-controllable semiconductor switches, a first node, a second node, and a third node, wherein the first node is coupled to a third bus; one or more second strings, wherein each of the one or more second strings comprises at least one fully controllable semiconductor switch, and wherein one of the second strings is operatively coupled between the first node and the third bus and another second string is operatively coupled between the second node and the third node; and one or more third strings, wherein each of the one or more third strings comprises at least one energy storage device, wherein each of the one or more third strings is operatively coupled to the first string, the one or more second strings, or a combination thereof, and wherein the at least one fully controllable semiconductor switch of the one or more second strings is configured to be selectively switched to provide a current traverse path through the first string, the one or more second strings, the one or more third strings, and a direct current link. 2. The power converter of claim 1 , wherein the at least one fully controllable semiconductor switch comprises an insulated gate bipolar transistor, a metal oxide semiconductor field effect transistor, a field effect transistor, an injection enhanced gate transistor, an integrated gate commutated thyristor, or combinations thereof. 3. The power converter of claim 1 , wherein the at least one fully controllable semiconductor switch comprises a gallium arsenide based switch, a gallium nitride based switch, a silicon carbide based switch, or combinations thereof. 4. The power converter of claim 1 , wherein the plurality of non-controllable semiconductor switches comprises power diodes. 5. The power converter of claim 1 , wherein the first bus comprises a positive direct current bus and the second bus comprises a negative direct current bus. 6. The power converter of claim 1 , wherein the first string comprises a first portion operatively coupled to a second portion via the first node and the first string is operatively coupled between the first bus and the second bus. 7. The power converter of claim 1 , further comprising a fourth bus operatively coupled to the first string, the one or more second strings, or both the first string and the one or more second strings. 8. The power converter of claim 7 , wherein the fourth bus comprises at least one alternating current phase. 9. The power converter of claim 1 , wherein the at least one energy storage device comprises a capacitor. 10. A system for power conversion, comprising: a first power converter; a direct current link operatively coupled to the first power converter and comprising one or more direct current link capacitors operatively coupled in series; a second power converter operatively coupled to the first power converter via a first bus and a second bus, wherein the second power converter comprises: at least one leg operatively coupled between the first bus and the second bus, wherein the at least one leg comprises: a first string consisting of a plurality of non-controllable semiconductor switches; one or more second strings, wherein each of the one or more second strings comprises at least one fully controllable semiconductor switch; one or more third strings, wherein each of the one or more third strings comprises at least one energy storage device, and wherein each of the one or more third strings is operatively coupled to the first string, the one or more second strings, or a combination thereof; and a pre-charging unit configured to charge the at least one energy storage device in the one or more third strings and the one or more direct current link capacitors in the direct current link. 11. The system of claim 10 , wherein the first power converter comprises a plurality of fully controllable semiconductor switches. 12. The system of claim 10 , wherein the first power converter comprises an alternating current to direct current converter, a direct current to alternating current converter, or a combination thereof, and the second power converter comprises an alternating current to direct current converter. 13. The system of claim 10 , wherein the second power converter comprises a multilevel power converter. 14. The system of claim 10 , wherein the pre-charging unit comprises an auxiliary three phase power source. 15. The system of claim 10 , further comprising a controller configured to control switching of the at least one fully controllable semiconductor switch of the one or more second strings. 16. The system of claim 15 , wherein the controller is configured to: selectively switch the at least one fully controllable semiconductor switch in the one or more second strings of the power converter; and generate a multilevel voltage based on the selective switching of the at least one fully controllable semiconductor switch. 17. The system of claim 15 , wherein the controller is configured to: activate the at least one fully controllable semiconductor switch in the one or more second strings of the power converter to charge the one or more direct current link capacitors and the at least one energy storage device to a first determined value of a direct current link voltage; and deactivate the at least one activated fully controllable semiconductor switch to charge the one or more direct current link capacitors to a second determined value of the direct current link voltage. 18. A method for power conversion, comprising: pre-charging a direct current link capacitor and at least one energy storage device of a power converter during an initial state of the power converter, wherein the power converter comprises: at least one leg operatively coupled between a first bus and a second bus, wherein the at least one leg comprises: a first string comprising a plurality of non-controllable semiconductor switches, a first node, a second node, and a third node, wherein the first node is coupled to a third bus; one or more second strings, wherein each of the one or more second strings comprises at least one fully controllable semiconductor switch, and wherein one of the second strings is operatively coupled between the first node and the third bus and another second string is operatively coupled between the second node and the third node; one or more third strings, wherein each of the one or more third strings comprises the at least one energy storage device, and wherein each of the one or more third strings is operatively coupled to the first string, the one or more second strings, or a combination thereof; operatively coupling the power converter to a grid; selectively switching the at least one fully controllable semiconductor switch in the one or more second strings of the power converter; and generating a multilevel voltage based on the selective switching of the at least one fully controllable semiconductor switch. 19. The method of claim 18 , wherein pre-charging the direct current link capacitor and the at least one energy storage device of the power converter comprises: activating the at least one fully controllable semiconductor switch in the one or more second strings of the power converter to charge the direct current link capacitor and the at least one energy storage device to a first determined value of a direct current l

Assignees

Inventors

Classifications

  • Means for starting or stopping converters · CPC title

  • Neutral point clamped inverters · CPC title

  • in a bridge configuration · CPC title

  • Converters with outputs that each can have more than two voltages levels · CPC title

  • using semiconductor devices only, e.g. single switched pulse inverters · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9252670B2 cover?
A power converter is presented. The power converter includes at least one leg operatively coupled between a first bus and a second bus and includes a first string including a plurality of non-controllable semiconductor switches, a first node, a second node, and a third node, where the first node is coupled to a third bus, one or more second strings, where each of the one or more second strings …
Who is the assignee on this patent?
Gen Electric
What technology area does this patent fall under?
Primary CPC classification H02M3/33507. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 02 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).