Redundant bus fault detection

US9244753B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9244753-B2
Application numberUS-201313833021-A
CountryUS
Kind codeB2
Filing dateMar 15, 2013
Priority dateMar 15, 2013
Publication dateJan 26, 2016
Grant dateJan 26, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A system and method for an approach of detecting faults in a redundant bus system based upon four timers.

First claim

Opening claim text (preview).

What is claimed is: 1. A building automation system comprising at least one peripheral device connected to a bus controller by a redundant bus system of two redundant communication buses, and monitors the redundant buses using four timers for faults to provide at least one indication, and responsive to determining a primary one of the buses is unavailable or at fault, to set a secondary one of the redundant buses as a primary bus, comprising: a first communication bus having a first pathway between the bus controller and the at least one peripheral device with a first propagation delay; a second communication bus having a second pathway between the bus controller and the at least one peripheral device with a second propagation delay, where the second pathway is redundant to the first pathway and the first propagation delay is different from the second propagation delay; the bus controller coupled to the at least one peripheral device by the first communication bus and the second communication bus, and the bus controller includes: a first timer is associated with a predetermined maximum time period from a power up until bus activity occurs on each of the first communication bus and the second communication bus, where at least one visual indicator is activated in response to expiration of the first timer and bus activity has not been detected on at least one of the buses, wherein said power up sets one of the first communication bus and the second communication bus as a secondary bus while the other one is set as the primary bus; a second timer associated with a periodic ping to the at least one peripheral device on each of the first communication bus and the second communication bus, where the at least one visual indicator is activated with expiration of the second timer and a response to the periodic ping to cease the periodic ping has not been detected, and wherein one of the first communication bus and second communication bus is being selectively set as the secondary bus while the other one is set as the primary bus in response to the expiration of the second timer; a third timer is a valid bit timer and is associated with a typical single bit time of the redundant bus system to verify that the bit time is not too short on each of the first communication bus and the second communication bus, and the at least one visual indicator is activated if detected end of bit time occurs before expiration of the third timer; and a fourth timer is associated with a difference between the first propagation delay and the second propagation delay, with the fourth timer being activated upon receipt of a first message on the first communication bus, and upon expiration of the fourth timer prior to a receipt of the first message on the second communication bus, the at least one visual indicator is activated and the second communication bus is being set as the secondary bus. 2. The building automation system of claim 1 , where the first communication bus and second communication bus are controller area networking (CAN) buses. 3. The building automation system of claim 1 , where the at least one of the first communication bus or second communication bus being deactivated is making that at least one of the first communication bus or second communication bus is a non-primary communication bus. 4. The building automation system of claim 1 , where the first timer is set to a first predetermined value. 5. The building automation system of claim 4 , where the first predetermined value is 20 seconds. 6. The building automation system of claim 1 , wherein the at least one visual indicator is a light emitting diode. 7. The building automation system of claim 1 , where the second timer is set to a second predetermined value. 8. The building automation system of claim 7 , where the second predetermined value is 110 milliseconds. 9. The building automation system of claim 1 , wherein the third timer is set to a third predetermined value. 10. The building automation system of claim 9 , where the third predetermined value is 15 microseconds. 11. The building automation system of claim 1 , where the fourth timer is set to a fourth predetermined value. 12. The building automation system of claim 11 , where the fourth predetermined value is 2 microseconds.

Assignees

Inventors

Classifications

  • of line circuits · CPC title

  • in an input/output transactions management context (input/output processing in general G06F13/00) · CPC title

  • by exceeding a time limit, i.e. time-out, e.g. watchdogs · CPC title

  • Alarm or error message display · CPC title

  • Security signalling or alarm systems, e.g. redundant systems · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9244753B2 cover?
A system and method for an approach of detecting faults in a redundant bus system based upon four timers.
Who is the assignee on this patent?
Keating Michael J, Schermann Harald, Strelecki Paul Richard, and 3 more
What technology area does this patent fall under?
Primary CPC classification G06F11/0757. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jan 26 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).