Semiconductor memory device

US9240416B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9240416-B2
Application numberUS-201414487359-A
CountryUS
Kind codeB2
Filing dateSep 16, 2014
Priority dateJun 12, 2014
Publication dateJan 19, 2016
Grant dateJan 19, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor memory device according to an embodiment includes a stacked body with electrode films and inter-electrode insulating films alternately stacked therein, a semiconductor member, a charge accumulation film, an insulating member and a floating electrode member. The semiconductor member is provided in the stacked body. The insulating member is provided at a position opposed to the inter-electrode insulating film on a side surface of the charge accumulation film. The insulating member is divided for each of the inter-electrode insulating films. The floating electrode member is provided on a region of the side surface of the charge accumulation film not covered with the insulating member. The floating electrode member is in contact with the charge accumulation film. The floating electrode member is divided for each of the electrode films. The floating electrode member has higher conductivity than the charge accumulation film.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor memory device comprising: a stacked body with electrode films and inter-electrode insulating films alternately stacked therein; a semiconductor member provided in the stacked body and extending in stacking direction of the electrode films and the inter-electrode insulating films; a first insulating film provided on a side surface of the semiconductor member; a charge accumulation film provided on a side surface of the first insulating film; an insulating member provided at a position opposed to the inter-electrode insulating film on a side surface of the charge accumulation film, divided for each of the inter-electrode insulating films along the stacking direction, and made of a material different from that of the charge accumulation film; a floating electrode member provided on a region of the side surface of the charge accumulation film not covered with the insulating member, being in contact with the charge accumulation film, divided for each of the electrode films along the stacking direction, and having higher conductivity than the charge accumulation film; and a second insulating film provided between the floating electrode member and the electrode film. 2. The device according to claim 1 , wherein the inter-electrode insulating film and the insulating member include silicon oxide, and the charge accumulation film includes silicon nitride. 3. The device according to claim 1 , wherein the floating electrode member includes one or more materials selected from the group consisting of metal, metal oxide, and metal nitride. 4. The device according to claim 1 , wherein the floating electrode member includes one or more materials selected from the group consisting of silicon, tungsten, ruthenium, platinum, tantalum, tantalum oxide, ruthenium oxide, tantalum nitride, tungsten nitride, and silicon nitride. 5. The device according to claim 1 , wherein part of the second insulating film includes a high work function material. 6. The device according to claim 5 , wherein the high work function material includes one or more materials selected from the group consisting of ruthenium, platinum, gold, tungsten, and tantalum. 7. The device according to claim 1 , wherein an end part of the insulating member in the stacking direction extends out from a space between the inter-electrode insulating film and the charge accumulation film. 8. The device according to claim 7 , wherein the extending portion has a tapered shape thinned toward the end part. 9. The device according to claim 1 , wherein length of the insulating member is shorter than length of the inter-electrode insulating film in the stacking direction. 10. The device according to claim 1 , wherein thickness of the floating electrode member is thicker than thickness of the insulating member in a direction orthogonal to the stacking direction. 11. The device according to claim 1 , wherein thickness of the floating electrode member is thinner than thickness of the insulating member in a direction orthogonal to the stacking direction. 12. The device according to claim 1 , wherein part of the second insulating film is placed between the charge accumulation film and the inter-electrode insulating film in a direction orthogonal to the stacking direction. 13. The device according to claim 12 , wherein part of the electrode film is placed between the charge accumulation film and the inter-electrode insulating film in a direction orthogonal to the stacking direction. 14. A semiconductor memory device comprising: a stacked body with electrode films and inter-electrode insulating films alternately stacked therein; a semiconductor member provided in the stacked body and extending in stacking direction of the electrode films and the inter-electrode insulating films; a first insulating film provided on a side surface of the semiconductor member; a charge accumulation film provided on a side surface of the first insulating film; an insulating member provided at a position opposed to the inter-electrode insulating film on a side surface of the charge accumulation film and divided for each of the inter-electrode insulating films along the stacking direction, length of the insulating member in the stacking direction being shorter than length of the inter-electrode insulating film in the stacking direction; and a second insulating film provided between the charge accumulation film and the electrode film and between the charge accumulation film and the inter-electrode insulating film. 15. The device according to claim 14 , wherein part of the electrode film is placed between the charge accumulation film and the inter-electrode insulating film. 16. The device according to claim 14 , wherein the second insulating film includes aluminum oxide or hafnium oxide. 17. The device according to claim 14 , further comprising: a floating electrode member provided on a region of the side surface of the charge accumulation film not covered with the insulating member, being in contact with the charge accumulation film, divided for each of the electrode films along the stacking direction, and having higher conductivity than the charge accumulation film.

Assignees

Inventors

Classifications

  • the insulator comprising nitrogen, e.g. nitrides, oxynitrides or nitrogen-doped materials · CPC title

  • being perpendicular to the channel plane · CPC title

  • the conductor comprising a layer of alloy material, compound material or organic material contacting the insulator, e.g. TiN workfunction layers (having lateral variation H10D64/671) · CPC title

  • the conductor comprising a layer of elemental metal contacting the insulator, e.g. tungsten or molybdenum (having lateral variation H10D64/671) · CPC title

  • the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation (having lateral variation in the gate structure H10D64/671) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9240416B2 cover?
A semiconductor memory device according to an embodiment includes a stacked body with electrode films and inter-electrode insulating films alternately stacked therein, a semiconductor member, a charge accumulation film, an insulating member and a floating electrode member. The semiconductor member is provided in the stacked body. The insulating member is provided at a position opposed to the in…
Who is the assignee on this patent?
Toshiba Kk
What technology area does this patent fall under?
Primary CPC classification H10D30/6891. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 19 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).