Method, computer system and control device for reducing power consumption
US-9128711-B2 · Sep 8, 2015 · US
Method for reducing power consumption in electronic apparatus
US9239609B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9239609-B2 |
| Application number | US-201314057277-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 18, 2013 |
| Priority date | Sep 2, 2013 |
| Publication date | Jan 19, 2016 |
| Grant date | Jan 19, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An electronic apparatus is provided. The electronic apparatus includes a serial advanced technology attachment (SATA) physical layer, a clock generator and a control unit. The SATA physical layer is configured to provide connection with an SATA device and perform data transmission with the SATA device is performed at a first clock frequency. The clock generator is configured to provide a clock signal having the first clock frequency to the SATA physical layer. When at least one specific event is detected by the control unit, the control unit controls the clock generator to provide the clock signal having a second clock frequency to the SATA physical layer, so that the SATA physical layer performs data transmission with the SATA device at the second clock frequency. The second clock frequency is lower than the first clock frequency.
First claim
Opening claim text (preview).
What is claimed is: 1. An electronic apparatus, comprising a serial advanced technology attachment (SATA) physical layer, configured to provide connection with an SATA device for building a transmission link, wherein the SATA physical layer performs data transmission with the SATA device at a first clock frequency; a clock generator, configured to provide a clock signal having the first clock frequency to the SATA physical layer; and a control unit, wherein after the transmiss…
Assignees
Inventors
Classifications
Physics · mapped topic
- G06F1/324Primary
Physics · mapped topic
Cross-Sectional Technologies · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9239609B2 cover?
- An electronic apparatus is provided. The electronic apparatus includes a serial advanced technology attachment (SATA) physical layer, a clock generator and a control unit. The SATA physical layer is configured to provide connection with an SATA device and perform data transmission with the SATA device is performed at a first clock frequency. The clock generator is configured to provide a clock …
- Who is the assignee on this patent?
- Via Tech Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F1/324. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 19 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).