Display substrate, display panel, and display apparatus
US-2024411399-A1 · Dec 12, 2024 · US
US9239503B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9239503-B2 |
| Application number | US-201314064521-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 28, 2013 |
| Priority date | Oct 30, 2012 |
| Publication date | Jan 19, 2016 |
| Grant date | Jan 19, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Embodiments of the invention provide an array substrate and a display device. The array substrate comprises a base substrate, a plurality of gate lines and a plurality of data lines formed on the base substrate, and a plurality of pixel units defined by the plurality of gate lines and the plurality of data lines intersecting with each other. Each pixel unit is driven by a same gate line and a same data line. Each pixel unit includes a thin film transistor structure and at least two display regions. Each display region includes a pixel electrode. The thin film transistor structure drives the pixel electrodes in the at least two display regions simultaneously and causes voltages applied on the pixel electrodes in the at least two display regions different from one another.
Opening claim text (preview).
What is claimed is: 1. An array substrate, comprising a base substrate, a plurality of gate lines and a plurality of data lines formed on the base substrate, and a plurality of pixel units defined by the plurality of gate lines and the plurality of data lines intersecting with each other, wherein: each pixel unit is driven by a same gate line and a same data line; each pixel unit includes a thin film transistor structure and at least two display regions, each display region incl…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.