Semiconductor device including two-dimensional material and method of fabricating the same
US-2024170562-A1 · May 23, 2024 · US
US9236491B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9236491-B2 |
| Application number | US-201313967065-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 14, 2013 |
| Priority date | Mar 14, 2011 |
| Publication date | Jan 12, 2016 |
| Grant date | Jan 12, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A field effect transistor including: a gate insulating film; an oxide semiconductor layer that serves as an active layer and whose main structural elements are Sn, Zn and O, or Sn, Ga, Zn and O; and an oxide intermediate layer that is disposed between the gate insulating film and the oxide semiconductor layer, and whose resistivity is higher than that of the oxide semiconductor layer.
Opening claim text (preview).
What is claimed is: 1. A field effect transistor comprising: a gate insulating film; an oxide semiconductor layer that serves as an active layer and whose structural elements are Sn, Zn and O, or Sn, Ga, Zn and O; and an oxide intermediate layer that is disposed between the gate insulating film and the oxide semiconductor layer and whose structural elements are In, Ga, Zn, and O, and whose resistivity is higher than that of the oxide semiconductor layer, wherein, in a case in which an element composition ratio of the oxide semiconductor layer is Sn:Ga:Zn =a:b:c, the element composition ratio satisfies a+b=2, and 1≦a≦2, and 1≦c≦11/2,and c≧−7b/4+11/4. 2. The field effect transistor of claim 1 , wherein main structural elements of the oxide semiconductor layer are Sn, Ga, Zn and O. 3. The field effect transistor of claim 1 , wherein the oxide semiconductor layer is amorphous. 4. The field effect transistor of claim 1 , wherein a resistivity of the oxide semiconductor layer is greater than or equal to 1 Ωcm and less than or equal to 1×10 6 Ωcm. 5. The field effect transistor of claim 1 , wherein a film thickness of the oxide intermediate layer is greater than or equal to 1nm and less than or equal to 50 nm. 6. A display device comprising the field effect transistor of claim 1 . 7. A sensor comprising the field effect transistor of claim 1 . 8. A method of fabricating a field effect transistor comprising, in order: a first step of film-forming, on a gate insulating film that is formed on a substrate, an oxide intermediate layer whose main structural elements are In, Ga, Zn and O; a second step of film-forming, on the oxide intermediate layer, an oxide semiconductor layer whose main structural elements are Sn, Zn and O, or Sn, Ga, Zn and O, and that, in a case in which an element composition ratio of the structural elements is Sn:Ga:Zn =a:b:c, the element composition ratio satisfies a+b=2, and 1≦a≦2, and 1≦c≦11/2, and c≧−7b/4+11/4; and a third step of carrying out a heat treatment at greater than or equal to 100° C. and less than 300° C. 9. The method of fabricating a field effect transistor of claim 8 , wherein the oxide semiconductor layer and the oxide intermediate layer are film-formed by sputtering. 10. A method of fabricating a field effect transistor comprising: a first step of film-forming, on a substrate, an oxide semiconductor layer whose main structural elements are Sn, Zn and O, or Sn, Ga, Zn and O, and that, in a case in which an element composition ratio of the structural elements is Sn:Ga:Zn =a:b:c, the element composition ratio satisfies a+b=2, and 1≦a≦2, and 1≦c≦11/2, and c≧−7b/4+11/4; a second step of film forming, on the oxide semiconductor layer, an oxide intermediate layer whose main structural elements are In, Ga, Zn and O; a third step of forming a gate insulating film on the oxide intermediate layer; and a fourth step of, after the second step or after the third step, carrying out a heat treatment at greater than or equal to 100° C. and less than 300° C. 11. The method of fabricating a field effect transistor of claim 10 , wherein the oxide semiconductor layer and the oxide intermediate layer are film-formed by sputtering.
characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile (TFTs having channel structures for preventing kink or snapback effects H10D30/6708; TFTs having lightly-doped source or drain extensions H10D30/6715) · CPC title
Amorphous oxide semiconductors · CPC title
Subject matter not provided for in other groups of this subclass · CPC title
X-ray, gamma-ray or corpuscular radiation imagers · CPC title
Integrated devices · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.