Semiconductor device and electronic device

US9224879B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9224879-B2
Application numberUS-201313945975-A
CountryUS
Kind codeB2
Filing dateJul 19, 2013
Priority dateAug 24, 2012
Publication dateDec 29, 2015
Grant dateDec 29, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

There is provided a semiconductor device including a substrate made from a semiconductor material, and layers that are made from plural kinds of materials and formed over the substrate. An opening portion that is formed to penetrate at least a layer formed as an insulating film among the layers formed over the substrate and expose a surface of an electrode pad is filled with aluminum or an aluminum alloy.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising: a substrate made from a semiconductor material; and layers that are made from plural types of materials and formed over the substrate, wherein an opening portion is formed to penetrate at least a layer formed as an insulating film among the layers formed over the substrate and to expose a surface of an electrode pad filled with aluminum or an aluminum alloy, wherein the opening portion is surrounded by organic substance material and the insulating film, wherein the aluminum or the aluminum alloy is filled in the opening portion based on a heat resistance of the organic substrate material. 2. The semiconductor device according to claim 1 , wherein a wire electrically connected to the electrode pad is connected, by wire bonding, to the aluminum or the aluminum alloy with which the opening portion is filled. 3. The semiconductor device according to claim 1 , wherein the aluminum or the aluminum alloy with which the opening portion is filled includes a convex portion protruding from a surface of the semiconductor device. 4. The semiconductor device according to claim 3 , wherein the convex portion is pressure-bonded to another conductor electrically connected to the electrode pad, and connected to the other conductor by flip chip bonding. 5. The semiconductor device according to claim 1 , wherein the aluminum or the aluminum alloy is selectively deposited in the opening portion by a chemical vapor deposition (CVD) technique to fill the opening portion with the aluminum or the aluminum alloy. 6. The semiconductor device according to claim 5 , wherein the aluminum or the aluminum alloy is deposited by thermal growth using aluminum or an aluminum alloy included in the electrode pad as a seed using a dimethyl aluminum hydride (DMAH) gas as a dilution gas. 7. The semiconductor device according to claim 5 , wherein vapor-phase grown aluminum or aluminum alloy is deposited in the opening portion using a resist mask. 8. The semiconductor device according to claim 1 , wherein the semiconductor device is configured as bottom-emission metal oxide semiconductor (MOS) type solid state imaging element. 9. The semiconductor device according to claim 1 , wherein the semiconductor device is configured as a bottom-emission metal oxide semiconductor (MOS) type solid state imaging element having a stacked structure. 10. An electronic device comprising: a substrate made from a semiconductor material; and layers that are made from plural types of materials and formed over the substrate, wherein an opening portion is formed to penetrate at least a layer formed as an insulating film among the layers formed over the substrate and to expose a surface of an electrode pad filled with aluminum or an aluminum alloy, wherein the opening portion is surrounded by organic substance material and the insulating film, wherein the aluminum or the aluminum alloy is filled in the opening portion based on a heat resistance of the organic substrate material. 11. The electronic device according to claim 10 , wherein a wire electrically connected to the electrode pad is connected, by wire bonding, to the aluminum or the aluminum alloy with which the opening portion is filled. 12. The electronic device according to claim 10 , wherein the aluminum or the aluminum alloy with which the opening portion is filled includes a convex portion protruding from a surface of a semiconductor device of the electronic device. 13. The electronic device according to claim 12 , wherein the convex portion is pressure-bonded to another conductor electrically connected to the electrode pad, and connected to the other conductor by flip chip bonding. 14. The electronic device according to claim 10 , wherein the aluminum or the aluminum alloy is selectively deposited in the opening portion by a chemical vapor deposition (CVD) technique to fill the opening portion with the aluminum or the aluminum alloy. 15. The electronic device according to claim 14 , wherein the aluminum or the aluminum alloy is deposited by thermal growth using aluminum or an aluminum alloy included in the electrode pad as a seed using a dimethyl aluminum hydride (DMAH) gas as a dilution gas. 16. The electronic device according to claim 14 , wherein vapor-phase grown aluminum or aluminum alloy is deposited in the opening portion using a resist mask. 17. The electronic device according to claim 10 , wherein a semiconductor device of the electronic device is configured as bottom-emission metal oxide semiconductor (MOS) type solid state imaging element. 18. The electronic device according to claim 10 , wherein a semiconductor device of the electronic device is configured as a bottom-emission metal oxide semiconductor (MOS) type solid state imaging element having a stacked structure.

Assignees

Inventors

Classifications

  • the connected ends being wedge-shaped · CPC title

  • the connected ends being ball-shaped · CPC title

  • comprising gold [Au] · CPC title

  • comprising metals or metalloids, e.g. PbSn, Ag or Cu · CPC title

  • Bond pads specially adapted therefor · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9224879B2 cover?
There is provided a semiconductor device including a substrate made from a semiconductor material, and layers that are made from plural kinds of materials and formed over the substrate. An opening portion that is formed to penetrate at least a layer formed as an insulating film among the layers formed over the substrate and expose a surface of an electrode pad is filled with aluminum or an alum…
Who is the assignee on this patent?
Sony Corp
What technology area does this patent fall under?
Primary CPC classification H10F39/804. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 29 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).