Power off delay circuit and method, and audio system with power off delay

US9219352B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9219352-B2
Application numberUS-201414165406-A
CountryUS
Kind codeB2
Filing dateJan 27, 2014
Priority dateJun 23, 2009
Publication dateDec 22, 2015
Grant dateDec 22, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A power off delay circuit includes a switch connected between an external power input terminal and an internal power supply terminal, a capacitor connected to the internal power supply terminal, and a hysteresis comparator to switch the switch according to the voltages of the external power input terminal and the internal power supply terminal. During on-time of the switch, the external power input terminal is connected to the internal power supply terminal and the capacitor can be charged by the external power source. When the switch is off, the capacitor provides electric power for an internal circuit. Application of the power off delay circuit to an audio system may eliminate the turn-off pops of the audio system.

First claim

Opening claim text (preview).

What is claimed is: 1. A power off delay circuit, comprising: an external power input terminal; an internal power supply terminal; a capacitor connected to the internal power supply terminal; a switch connected between the external power input terminal and the internal power supply terminal; and a comparator having a voltage source terminal connected to the internal power supply terminal, a first input terminal connected to the external power input terminal, a second input…

Assignees

Inventors

Classifications

  • H04R3/007Primary

    Electricity · mapped topic

  • H02B1/24Primary

    Electricity · mapped topic

  • Cross-Sectional Technologies · mapped topic

  • Cross-Sectional Technologies · mapped topic

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9219352B2 cover?
A power off delay circuit includes a switch connected between an external power input terminal and an internal power supply terminal, a capacitor connected to the internal power supply terminal, and a hysteresis comparator to switch the switch according to the voltages of the external power input terminal and the internal power supply terminal. During on-time of the switch, the external power i…
Who is the assignee on this patent?
Richtek Technology Corp
What technology area does this patent fall under?
Primary CPC classification H04R3/007. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 22 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).