Systems and methods for radio frequency calibration exploiting channel reciprocity in distributed input distributed output wireless communications
US-12166546-B2 · Dec 10, 2024 · US
US9214980B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9214980-B2 |
| Application number | US-201514638463-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 4, 2015 |
| Priority date | Nov 1, 2011 |
| Publication date | Dec 15, 2015 |
| Grant date | Dec 15, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
There is a need to reduce secondary intermodulation distortion that may occur in a reception circuit of a high-frequency signal processor and a wireless communication system having the same. In test mode, for example, a test signal generating circuit TSGEN generates a test signal RFtst at f_tx±0.5 MHz. The test signal RFtst is input to a mixer circuit MIXrx_I (MIXrx_Q). A correction circuit block CALBK detects an IM2 component resulting from the MIXrx_I (MIXrx_Q). The CALBK varies a differential balance for the MIXrx_I (MIXrx_Q) and concurrently monitors a phase for the IM2 component resulting from MIXrx_I (MIXrx_Q). The CALBK searches for the differential balance corresponding to a transition point that allows the phase to transition by approximately 180°. The MIXrx_I (MIXrx_Q) operates in normal mode using the differential balance as a search result.
Opening claim text (preview).
What is claimed is: 1. A high-frequency signal processor circuitry provided with a first operation mode and a second operation mode, the high-frequency signal processor circuit comprising: a test signal generating circuit that generates a test signal having a first frequency component and a second frequency component; a first switch that transmits a signal received as a first signal at an antenna in the first operation mode and transmits the test signal as the first signal in t…
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.