System and method for adjusting the sensitivity of a capacitive signal source

US9214911B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9214911-B2
Application numberUS-201213599779-A
CountryUS
Kind codeB2
Filing dateAug 30, 2012
Priority dateAug 30, 2012
Publication dateDec 15, 2015
Grant dateDec 15, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In accordance with an embodiment, a system for amplifying a signal provided by a capacitive signal source includes an impedance converter having an input node configured to be coupled to a first terminal of the capacitive signal source, and an adjustable capacitive network having a first node configured to be coupled to a second terminal of the capacitive signal source and a second node coupled to an output node of the impedance converter.

First claim

Opening claim text (preview).

What is claimed is: 1. A system for amplifying a signal provided by a capacitive microphone, the system comprising: a voltage buffer having an input node configured to be coupled to a first terminal of the capacitive microphone and an adjustable capacitive network having a first node configured to be operatively coupled to a second terminal of the capacitive microphone and a second node operatively coupled to an output node of the voltage buffer. 2. The system of claim 1 , wherein the adjustable capacitive network comprises: a first capacitor coupled between the first node and the second node, and a second capacitor coupled between the first node and a reference node, wherein at least one capacitor of the first capacitor and the second capacitor comprises an adjustable capacitor. 3. The system of claim 2 , wherein the second node is a ground node. 4. The system of claim 2 , wherein the adjustable capacitor comprises a plurality of capacitors selectively coupled in parallel via a corresponding plurality of switches. 5. The system of claim 4 , wherein each of the plurality of capacitors comprises a top plate coupled to the first node of the capacitive network. 6. The system of claim 1 , further comprising a gain control circuit configured to measure an amplitude of a signal at the output node of the voltage buffer and adjust a capacitance of the capacitive network based on the measured amplitude. 7. The system of claim 1 , further comprising a calibration circuit coupled to the adjustable capacitive network, wherein the calibration circuit configured to adjust a capacitance of the adjustable capacitive network. 8. The system of claim 7 , wherein the calibration circuit is further configured to: increase a bias voltage configured to be coupled to the capacitive microphone until a voltage glitch is detected from the capacitive microphone to determine a first voltage; determine a final DC bias voltage based on the first voltage; and apply the determined final DC bias voltage to the capacitive microphone. 9. The system of claim 7 , wherein the calibration circuit comprises a lookup table circuit. 10. The system of claim 7 , wherein the calibration circuit comprises memory cells configured to store a calibration setting. 11. The system of claim 1 , further comprising the capacitive microphone. 12. The system of claim 11 , wherein the capacitive microphone is a MEMS microphone. 13. An integrated circuit for amplifying a signal provided by a MEMS microphone, the integrated circuit comprising: a voltage buffer having an input node configured to be coupled to a first terminal of a MEMS microphone; an adjustable capacitive network having a first node configured to be operatively coupled to a second terminal of the MEMS microphone, a second node operatively coupled to an output node of the voltage buffer, an adjustment input configured to adjust a capacitance of the adjustable capacitive network and a gain control circuit having an input node coupled to an output of the voltage buffer and an output coupled to the adjustment input of the adjustable capacitive network, the gain control circuit configured to measure an amplitude of a signal at the output of the voltage buffer and adjust the capacitance of the capacitive network based on the measured amplitude. 14. The integrated circuit of claim 13 , wherein the voltage buffer comprises a MOS source follower. 15. The integrated circuit of claim 13 , wherein the voltage buffer comprises a voltage gain of 1 or less. 16. The integrated circuit of claim 13 , wherein the adjustable capacitive network comprises a first capacitor array comprising: a plurality of first capacitors having first plates coupled to the first node of the adjustable capacitive network; and a corresponding plurality of switches coupled to second plates of the first plurality of capacitors. 17. The integrated circuit of claim 16 , wherein the first plates of the plurality of first capacitors comprise top plates of the plurality of first capacitors. 18. The integrated circuit of claim 13 , wherein the adjustable capacitive network comprises: a first adjustable capacitor coupled between the first node of the adjustable capacitive network and the second node of the adjustable capacitive network; and a second adjustable capacitor coupled between the first node of the adjustable capacitive network and a reference node. 19. The integrated circuit of claim 13 , the adjustable capacitive network comprises a plurality of capacitors, each having a top plate coupled to the first node of the adjustable capacitive network, and bottom plate, wherein the bottom plate of each of the plurality of capacitors is configured to be switchably coupled to a reference node and to the second node of the adjustable capacitive network. 20. The integrated circuit of claim 13 , further comprising the MEMS microphone. 21. The integrated circuit of claim 13 , further comprising an analog-to-digital converter coupled to the output of the voltage buffer. 22. A method of calibrating a MEMS microphone, the method comprising: applying an acoustic signal to the MEMS microphone, the MEMS microphone having a first node operatively coupled to a signal input of a voltage buffer circuit; measuring a sensitivity of the MEMS microphone and the voltage buffer circuit; and correcting a gain of the MEMS microphone and the voltage buffer circuit, correcting the gain comprising adjusting a capacitance of a capacitive network operatively coupled between a signal output of the voltage buffer circuit and a second node of the MEMS microphone. 23. The method of claim 22 , further comprising determining a difference between the measured sensitivity of the MEMS microphone and the voltage buffer circuit and a target output sensitivity. 24. The method of claim 22 , wherein correcting the gain comprises selecting a switching configuration of a switchable capacitor array disposed within the capacitive network. 25. The method of claim 24 , wherein selecting a switching configuration comprises configuring a digital lookup table. 26. The method of claim 22 , further comprising: increasing a bias voltage configured to be coupled to the MEMS microphone until a voltage glitch is detected from the MEMS microphone to determine a first voltage; determining a final DC bias voltage based on the first voltage; and applying the determined final DC bias voltage to the MEMS microphone. 27. The system of claim 1 , wherein the voltage buffer comprises a MOS source follower.

Assignees

Inventors

Classifications

  • Low-frequency amplifiers, e.g. audio preamplifiers · CPC title

  • H03G1/0094Primary

    using switched capacitors · CPC title

  • the amplifier being designed for audio applications · CPC title

  • the gain being discontinuously variable, e.g. controlled by switching · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9214911B2 cover?
In accordance with an embodiment, a system for amplifying a signal provided by a capacitive signal source includes an impedance converter having an input node configured to be coupled to a first terminal of the capacitive signal source, and an adjustable capacitive network having a first node configured to be coupled to a second terminal of the capacitive signal source and a second node coupled…
Who is the assignee on this patent?
Kropfitsch Michael, Wiesbauer Andreas, Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification H03G1/0094. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 15 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).