Iterative neural code translation
US-2024184555-A1 · Jun 6, 2024 · US
Runtime memory throttling
US9213530B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9213530-B2 |
| Application number | US-201314087446-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 22, 2013 |
| Priority date | Aug 15, 2013 |
| Publication date | Dec 15, 2015 |
| Grant date | Dec 15, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A system that implements a memory management policy at runtime when receiving a syntax tree in response to initiating the compiling of software code identifies a plurality of calls within the syntax tree and modifies each the plurality of calls with a corresponding memory-modified call to create a plurality of memory-modified calls. Each memory-modified call is linked with a memory management class and the modifying occurs during the compiling of the software code. Following modification of each of the plurality of calls, the system compiles the plurality of memory-modified calls to generate a bytecode.
First claim
Opening claim text (preview).
What is claimed is: 1. A non-transitory computer-readable medium having instructions stored thereon that, when executed by a processor, cause the processor to implement a memory management policy at runtime, the implementation comprising: receiving a syntax tree in response to initiating a compiling of software code; identifying a plurality of calls within the syntax tree; modifying each of the plurality of calls with a corresponding memory-modified call to create a plurality…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9213530B2 cover?
- A system that implements a memory management policy at runtime when receiving a syntax tree in response to initiating the compiling of software code identifies a plurality of calls within the syntax tree and modifies each the plurality of calls with a corresponding memory-modified call to create a plurality of memory-modified calls. Each memory-modified call is linked with a memory management c…
- Who is the assignee on this patent?
- Oracle Int Corp
- What technology area does this patent fall under?
- Primary CPC classification G06F8/42. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Dec 15 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).