Write and read common leveling for 4-bit wide drams
US-11456052-B1 · Sep 27, 2022 · US
Bitline leakage detection in memories
US9208902B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9208902-B2 |
| Application number | US-60810109-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 29, 2009 |
| Priority date | Oct 31, 2008 |
| Publication date | Dec 8, 2015 |
| Grant date | Dec 8, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An integrated circuit containing a memory and a sense amplifier. The integrated circuit also containing an extended delay circuit which extends the delay between when a precharged bitline is floated and when a wordline is enabled. A method of testing an integrated circuit to identify bitlines with excessive leakage.
First claim
Opening claim text (preview).
What is claimed is: 1. An integrated circuit, comprising: a memory array; and an extended delay circuit that, in a testing mode, inserts a write extended delay between when a precharged bitline is floated and when a wordline is enabled during a write operation, and that does not insert the write extended delay during a write operation in normal operation. 2. The integrated circuit of claim 1 wherein said memory array is an SRAM array.…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
- G11C29/842Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9208902B2 cover?
- An integrated circuit containing a memory and a sense amplifier. The integrated circuit also containing an extended delay circuit which extends the delay between when a precharged bitline is floated and when a wordline is enabled. A method of testing an integrated circuit to identify bitlines with excessive leakage.
- Who is the assignee on this patent?
- Pious Beena, Deng Xiaowei, Loh Wah Kit, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G11C29/842. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Dec 08 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).