Data processing apparatus and method for performing load-exclusive and store-exclusive operations
US-9223701-B2 · Dec 29, 2015 · US
US9208091B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9208091-B2 |
| Application number | US-201313921844-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 19, 2013 |
| Priority date | Jun 19, 2013 |
| Publication date | Dec 8, 2015 |
| Grant date | Dec 8, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A coherent attached processor proxy (CAPP) includes transport logic having a first interface configured to support communication with a system fabric of a primary coherent system and a second interface configured to support communication with an attached processor (AP) that is external to the primary coherent system and that includes a cache memory that holds copies of memory blocks belonging to a coherent address space of the primary coherent system. The CAPP further includes one or more master machines that initiate memory access requests on the system fabric of the primary coherent system on behalf of the AP, one or more snoop machines that service requests snooped on the system fabric, and a CAPP directory having a precise directory having a plurality of entries each associated with a smaller data granule and a coarse directory having a plurality of entries each associated with a larger data granule.
Opening claim text (preview).
What is claimed is: 1. A coherent attached processor proxy (CAPP), comprising: transport logic having a first interface configured to support communication with a system fabric of a primary coherent system and a second interface configured to support communication with an attached processor (AP) that is external to the primary coherent system and that includes a cache memory that holds copies of memory blocks belonging to a coherent address space of the primary coherent system; operation handling logic including: a CAPP directory of cachelines of interest to the AP, wherein the CAPP directory includes: a precise directory having a plurality of entries each associated with a respective one of a plurality of smaller data granules; and a coarse directory having a plurality of entries each associated with a respective one of a plurality of larger data granules; one or more master machines that initiate memory access requests on the system fabric of the primary coherent system on behalf of the AP; and one or more snoop machines that service requests snooped on the system fabric. 2. The coherent attached processor proxy (CAPP) of claim 1 , wherein: the smaller data granule comprises a single cacheline of data; and the larger data granule comprises a plurality of contiguous cachelines. 3. The coherent attached processor proxy (CAPP) of claim 1 , wherein the CAPP installs an entry in the coarse directory in a data-valid coherence state in advance of receipt of all of the larger data granule by the AP. 4. The coherent attached processor proxy (CAPP) of claim 1 , wherein the CAPP determines a composite coherence state for a target address by prioritizing a coherence state indicated by the precise directory over a coherence state indicated by the coarse directory. 5. The coherent attached processor proxy (CAPP) of claim 1 , wherein the CAPP, responsive to a target address of a snooped memory access request missing in the precise directory and hitting in the coarse directory, provides a Retry response and installs an entry corresponding to the target address in the precise directory. 6. The coherent attached processor proxy (CAPP) of claim 1 , wherein the CAPP, responsive to at least one AP command, decomposes an entry in the coarse directory into a plurality of entries in the precise directory. 7. A processing unit, comprising: at least one processor core; a cache coupled to the processor core; and a coherent attached processor proxy (CAPP) in accordance with claim 1 . 8. A data processing system, comprising: a primary coherent system including: a system fabric; a plurality of processing units coupled to the system fabric for communication therebetween, wherein a processing unit among the plurality of processing units includes: at least one processor core; a cache coupled to the processor core; and a coherent attached processor proxy (CAPP), including: transport logic having a first interface configured to support communication with a system fabric of a primary coherent system and a second interface configured to support communication with an attached processor (AP) that is external to the primary coherent system and that includes a cache memory that holds copies of memory blocks belonging to a coherent address space of the primary coherent system; operation handling logic including: a CAPP directory of cachelines of interest to the AP, wherein the CAPP directory includes: a precise directory having a plurality of entries each associated with a respective one of a plurality of smaller data granules; and a coarse directory having a plurality of entries each associated with a respective one of a plurality of larger data granules; one or more master machines that initiate memory access requests on the system fabric of the primary coherent system on behalf of the AP; and one or more snoop machines that service requests snooped on the system fabric. 9. The data processing system of claim 8 , wherein: the smaller data granule comprises a single cacheline of data; and the larger data granule comprises a plurality of contiguous cachelines. 10. The data processing system of claim 8 , wherein the CAPP installs an entry in the coarse directory in a data-valid coherence state in advance of receipt of all of the larger data granule by the AP. 11. The data processing system of claim 8 , wherein the CAPP determines a composite coherence state for a target address by prioritizing a coherence state indicated by the precise directory over a coherence state indicated by the coarse directory. 12. The data processing system of claim 8 , wherein the CAPP, responsive to a target address of a snooped memory access request missing in the precise directory and hitting in the coarse directory, provides a Retry response and installs an entry corresponding to the target address in the precise directory. 13. The data processing system of claim 8 , wherein the CAPP, responsive to at least one AP command, decomposes an entry in the coarse directory into a plurality of entries in the precise directory. 14. The data processing system of claim 8 , and further comprising the AP.
using a bus scheme, e.g. with bus monitoring or watching means · CPC title
Coherency control relating to peripheral accessing, e.g. from DMA or I/O device · CPC title
Associative directories (G06F12/0822 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.