Victim cache that supports draining write-miss entries
US-2024264952-A1 · Aug 8, 2024 · US
Memory ECC with hard and soft error detection and management
US9208024B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9208024-B2 |
| Application number | US-201414152926-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 10, 2014 |
| Priority date | Jan 10, 2014 |
| Publication date | Dec 8, 2015 |
| Grant date | Dec 8, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method and apparatus are provided for error correction of a memory by using a first memory ( 18 ) and second memory ( 14 ) to perform error correction code (ECC) processing on data retrieved from the first memory and to use status control bits ( 35 - 37 ) in the second memory to detect and manage hard and soft errors identified by the ECC processing.
First claim
Opening claim text (preview).
What is claimed is: 1. A method comprising: initiating a read operation of a first memory to retrieve data from a specified address; performing an error correction code (ECC) process on the data to detect if the data is erroneous and to provide corrected data; storing the specified address and corrected data in a second memory in an available entry and setting a first status bit for the available entry in the second memory; at a first predetermined time after storing the spe…
Assignees
Inventors
Classifications
- G11C29/76Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
- G06F11/1076Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9208024B2 cover?
- A method and apparatus are provided for error correction of a memory by using a first memory ( 18 ) and second memory ( 14 ) to perform error correction code (ECC) processing on data retrieved from the first memory and to use status control bits ( 35 - 37 ) in the second memory to detect and manage hard and soft errors identified by the ECC processing.
- Who is the assignee on this patent?
- Freescale Semiconductor Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C29/76. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Dec 08 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).