Electronic Device
US-2024134540-A1 · Apr 25, 2024 · US
US9207751B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9207751-B2 |
| Application number | US-201313778218-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 27, 2013 |
| Priority date | Mar 1, 2012 |
| Publication date | Dec 8, 2015 |
| Grant date | Dec 8, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The semiconductor device includes a CPU core having functions of a control unit, an arithmetic unit, and a register; a first memory device including a plurality of blocks each including one or a plurality of rows of memory cells; a second memory device copying data that is to be treated in the CPU core from a first block selected by the CPU core from the plurality of blocks included in the first memory device, and storing the data; a plurality of switches controlling supply of power supply voltage to the respective blocks; a memory management unit recognizing an address of the first block; and a power controller turning off one of the plurality of switches using the address to stop supply of the power supply voltage to a second block of the plurality of blocks which is different from the first block.
Opening claim text (preview).
What is claimed is: 1. A semiconductor device comprising: a memory device comprising a first block, a second block, a first decoder being electrically connected to the first block, and a second decoder being electrically connected to the second block, the first block and the second block each including at least one row of memory cells; a cache configured to temporarily store data from the first block; a first switch between the first block and a first power supply line, and co…
Physics · mapped topic
Cross-Sectional Technologies · mapped topic
Physics · mapped topic
Physics · mapped topic
Cross-Sectional Technologies · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.