Authorization method and apparatus
US-2024388909-A1 · Nov 21, 2024 · US
Uplink control information transmission
US9203585B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9203585-B2 |
| Application number | US-201013520669-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 8, 2010 |
| Priority date | Jan 8, 2010 |
| Publication date | Dec 1, 2015 |
| Grant date | Dec 1, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An apparatus includes at least one processor and at least one memory including a computer program code, the at least one memory and the computer program code configured, with the at least one processor, to cause the apparatus at least to: reserve at least an equal number of modulation symbols for uplink control information symbols in each physical uplink shared channel transport block; create at least one layer-specific replica of the uplink control information symbols to be placed in some of reserved resources of the physical uplink shared channel transport blocks; and scramble uplink control information symbols including the symbols of the at least one layer-specific replica in a layer-specific manner for multiplexing the uplink control information with physical uplink shared channel data.
First claim
Opening claim text (preview).
The invention claimed is: 1. An apparatus comprising: at least one processor; and at least one memory including a computer program code, the at least one memory and the computer program code configured, with the at least one processor, to cause the apparatus at least to: reserve at least an equal number of modulation symbols for uplink control information symbols in each physical uplink shared channel transport block; create at least one layer-specific replica of the uplink…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9203585B2 cover?
- An apparatus includes at least one processor and at least one memory including a computer program code, the at least one memory and the computer program code configured, with the at least one processor, to cause the apparatus at least to: reserve at least an equal number of modulation symbols for uplink control information symbols in each physical uplink shared channel transport block; create a…
- Who is the assignee on this patent?
- Hooli Kari Juhani, Lunttila Timo Erkki, Pajukoski Kari Pekka, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification H04L5/0053. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Dec 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).