Selective cuts to remove predicted interconnect bulging regions
US-2024419882-A1 · Dec 19, 2024 · US
System and method for electronic design routing between terminals
US9202001B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-9202001-B1 |
| Application number | US-201213682036-A |
| Country | US |
| Kind code | B1 |
| Filing date | Nov 20, 2012 |
| Priority date | Nov 20, 2012 |
| Publication date | Dec 1, 2015 |
| Grant date | Dec 1, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
The present disclosure relates to a computer-implemented method for routing in an electronic circuit design. The method may include assigning a plurality of rats interconnecting one or more terminals associated with a layout of the electronic circuit design to a bundle. The method may further include sequencing the plurality of rats within the assigned bundle to generate a defined sequence of rats within the assigned bundle. The method may also include routing the plurality of rats between the one or more terminals, based upon, at least in part, the defined sequence.
First claim
Opening claim text (preview).
What is claimed is: 1. A computer-implemented method for routing in an electronic circuit design comprising: assigning, using one or more computing devices, a plurality of rats interconnecting one or more terminals associated with a layout of the electronic circuit design to a bundle; sequencing, using the one or more computing devices, the plurality of rats within the assigned bundle to generate a defined sequence of rats within the assigned bundle, wherein sequencing involves…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
- G06F30/398Primary
Physics · mapped topic
- G06F30/394Primary
Physics · mapped topic
- G06F17/5077Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9202001B1 cover?
- The present disclosure relates to a computer-implemented method for routing in an electronic circuit design. The method may include assigning a plurality of rats interconnecting one or more terminals associated with a layout of the electronic circuit design to a bundle. The method may further include sequencing the plurality of rats within the assigned bundle to generate a defined sequence of r…
- Who is the assignee on this patent?
- Cadence Design Systems Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F30/398. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Dec 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).