Cross network bridging
US-12119958-B2 · Oct 15, 2024 · US
US9201837B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9201837-B2 |
| Application number | US-201313802046-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 13, 2013 |
| Priority date | Mar 13, 2013 |
| Publication date | Dec 1, 2015 |
| Grant date | Dec 1, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A system comprising a unified interconnect network, a plurality of process memory modules, and a plurality of processor modules configured to share access to the memory modules via the unified interconnect network. Data may be communicated between a plurality of processor modules and a plurality of shared resource pools via a unified interconnect network, wherein the communications comprise a protocol that is common to all resource pools, and wherein each resource pool comprises a plurality of resource modules each configured to perform a common function. Further, a network interface controller (NIC) module may be configured to receive data from a plurality of processor modules via a unified interconnect network, and provide core network connectivity to the processor modules.
Opening claim text (preview).
What is claimed is: 1. A system comprising: a unified interconnect network; a memory pool comprising a plurality of process memory modules configured to cache process data, wherein each process memory module in the memory pool is positioned in one of a plurality of memory blade servers; and a processor pool comprising a plurality of processor modules configured to share access to the process memory modules in the memory pool for caching the process data via the unified interco…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.