Automatic modularization of source code
US-8997065-B2 · Mar 31, 2015 · US
System and method to facilitate a user interface enabled review of static analysis warnings
US9201765B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9201765-B2 |
| Application number | US-201414526724-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 29, 2014 |
| Priority date | Oct 31, 2013 |
| Publication date | Dec 1, 2015 |
| Grant date | Dec 1, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A system and method for facilitating verification of software code. A first program point is selected, from the software code, indicating static analysis warning to be reviewed. Further, review-assisting information including at least one of a set of modification points and a controlling condition are determined for the user to judge whether the warning generated is safe or unsafe. From the set of modification points, non-useful modification points may be filtered out in order to determine only relevant modification points. After filtering, the system presents the review-assisting information (relevant modification points and controlling conditions) in a systematic manner to the user for facilitating verification of the software code.
First claim
Opening claim text (preview).
What is claimed is: 1. A method for facilitating verification of a software code, the method comprising: providing a processor and a non-transitory memory coupled to the processor, wherein the processor executes a plurality of modules stored in the memory, and wherein the plurality of modules include a selecting module, a determining module, and a user-interface module; selecting, via the selecting module, a first program point indicating a warning generated for a software code…
Assignees
Inventors
Classifications
- G06F11/3604Primary
Physics · mapped topic
- G06F11/3698Primary
Physics · mapped topic
- G06F11/3664Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9201765B2 cover?
- A system and method for facilitating verification of software code. A first program point is selected, from the software code, indicating static analysis warning to be reviewed. Further, review-assisting information including at least one of a set of modification points and a controlling condition are determined for the user to judge whether the warning generated is safe or unsafe. From the set…
- Who is the assignee on this patent?
- Tata Consultancy Services Ltd
- What technology area does this patent fall under?
- Primary CPC classification G06F11/3604. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Dec 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).