Method for executing a machine code by means of a computer
US-2024069917-A1 · Feb 29, 2024 · US
US9201652B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9201652-B2 |
| Application number | US-201113099463-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 3, 2011 |
| Priority date | May 3, 2011 |
| Publication date | Dec 1, 2015 |
| Grant date | Dec 1, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A system for translating compressed instructions to instructions in an executable format is described. A translation unit is configured to decompress compressed instructions into a native instruction format using X and Y indices accessed from a memory, a translation memory, and a program specified mix mask. A level 1 cache is configured to store the native instruction format for each compressed instruction. The memory may be configured as a paged instruction cache to store pages of compressed instructions intermixed with pages of uncompressed instructions. Methods of determining a mix mask for efficiently translating compressed instructions is also described. A genetic method uses pairs of mix masks as genes from a seed population of mix masks that are bred and may be mutated to produce pairs of offspring mix masks to update the seed population. A mix mask for efficiently translating compressed instructions is determined from the updated seed population.
Opening claim text (preview).
What is claimed is: 1. A method for decompressing instructions, the method comprising: fetching compressed instructions from a memory, wherein each compressed instruction comprises an X-index and a Y-index; fetching for each compressed instruction two lines of X-bit patterns from an X memory using the X-index masked for two line access and two lines of Y-bit patterns from a Y memory using the Y-index masked for two line access, wherein the two lines of patterns are fetched to ac…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.