High-resolution link-path delay estimator and method for estimating a signal-path delay
US-9071234-B2 · Jun 30, 2015 · US
Link path delay estimator that combines coarse and fine delay estimates
US9198150B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9198150-B2 |
| Application number | US-201414245248-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 4, 2014 |
| Priority date | Mar 7, 2013 |
| Publication date | Nov 24, 2015 |
| Grant date | Nov 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A link-path delay estimator estimates a signal-path delay of a signal path between a master device and a remote device, by combining coarse delay estimates and a fine delay estimate. The coarse delay estimates indicate only an integral portion of the signal-path delay, selected as an integral multiple of a symbol period. The fine delay estimate indicates only a fractional portion of the signal-path delay, selected from a range of values that extends over one symbol period. The link-path delay estimator can combine the coarse and fine delay estimates using a first rule if the two most recent coarse delay estimates are equal, and a second rule if the two most recent coarse delay estimates differ. The coarse delay estimates can arise from both rising edges and falling edges of periodic signals sent along the signal path.
First claim
Opening claim text (preview).
What is claimed is: 1. A link-path delay estimator to estimate a signal-path delay of a signal path between a master device and a remote device, the link-path delay estimator comprising: a fine delay estimator configured to generate a fine delay estimate between a transmit signal and a loopback signal, the transmit and loopback signals being periodic with a symbol period, the loopback signal being a delayed version of the transmit signal that is returned from the remote device on…
Assignees
Inventors
Classifications
- H04W56/009Primary
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9198150B2 cover?
- A link-path delay estimator estimates a signal-path delay of a signal path between a master device and a remote device, by combining coarse delay estimates and a fine delay estimate. The coarse delay estimates indicate only an integral portion of the signal-path delay, selected as an integral multiple of a symbol period. The fine delay estimate indicates only a fractional portion of the signal-…
- Who is the assignee on this patent?
- Raytheon Co
- What technology area does this patent fall under?
- Primary CPC classification H04W56/009. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Nov 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).