Coulomb counter circuitry
US-12101097-B2 · Sep 24, 2024 · US
Method and system for analog-to-digital converter with near-constant common mode voltage
US9197239B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9197239-B2 |
| Application number | US-201514592020-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 8, 2015 |
| Priority date | Jan 8, 2014 |
| Publication date | Nov 24, 2015 |
| Grant date | Nov 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Methods and systems for an analog-to-digital converter with near-constant common mode voltage may comprise, in an analog-to-digital converter (ADC) having sampling switches on each of two input lines to the ADC, N double-sided and M single-sided switched capacitors on each input line: sampling an input voltage by closing the sampling switches, opening the sampling switches and comparing voltage levels between the input lines, iteratively switching the double-sided switched capacitors between a reference voltage (Vref) and ground, and iteratively switching the single-sided switched capacitors between ground and voltages that may equal Vref/2 x where x ranges from 0 to m−1 and m is a number of single-sided switched capacitors per input line. A common mode offset of the ADC may be less than V ADC — fs /128 +V ADC — fs /256+V ADC — fs /512+V ADC — fs /1024 when m equals 4 and where V ADC — fs is the full-scale voltage of the ADC.
First claim
Opening claim text (preview).
What is claimed is: 1. A method for communication, the method comprising: in an analog-to-digital converter (ADC) comprising sampling switches on each of two input lines to the ADC, N double-sided switched capacitors, and M single-sided switched capacitors on each input line: sampling an input voltage by closing the sampling switches; opening the sampling switches and comparing voltage levels between the input lines; iteratively switching the double-sided switched capacitors…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
- H03M1/0609Primary
Electricity · mapped topic
- H03M1/442Primary
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9197239B2 cover?
- Methods and systems for an analog-to-digital converter with near-constant common mode voltage may comprise, in an analog-to-digital converter (ADC) having sampling switches on each of two input lines to the ADC, N double-sided and M single-sided switched capacitors on each input line: sampling an input voltage by closing the sampling switches, opening the sampling switches and comparing voltage…
- Who is the assignee on this patent?
- Maxlinear Inc
- What technology area does this patent fall under?
- Primary CPC classification H03M1/0609. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Nov 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).