Electronic substrates having embedded inductors
US-2024331921-A1 · Oct 3, 2024 · US
Integrated circuit inductors
US9196409B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9196409-B2 |
| Application number | US-201113991616-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 5, 2011 |
| Priority date | Dec 6, 2010 |
| Publication date | Nov 24, 2015 |
| Grant date | Nov 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
In order to reduce the inter-path capacitance of an inductor, an integrated circuit inductor design is provided in which the path crossings are designed such that the voltage differences between the adjacent paths in the loops are (in total) minimized.
First claim
Opening claim text (preview).
The invention claimed is: 1. An inductor comprising: a conducting track arranged in two loops that form a figure of eight shape, each loop comprising at least two concentric paths, wherein the track length comprises tap regions at the ends of the tracks and a central track region which comprises the concentric paths of the loops, wherein the central track region comprises a sequence of track sections, each comprising a loop half turn, and crossings between tracks sections, with th…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
Cross-Sectional Technologies · mapped topic
Electricity · mapped topic
- H01F17/0006Primary
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9196409B2 cover?
- In order to reduce the inter-path capacitance of an inductor, an integrated circuit inductor design is provided in which the path crossings are designed such that the voltage differences between the adjacent paths in the loops are (in total) minimized.
- Who is the assignee on this patent?
- Nazarian Alexe, Nxp Bv
- What technology area does this patent fall under?
- Primary CPC classification H01F17/0006. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Nov 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).