Low power non-volatile non-charge-based variable supply RFID tag memory
US-11989606-B2 · May 21, 2024 · US
Semiconductor memory device and operating method thereof
US9196378B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9196378-B2 |
| Application number | US-201414509852-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 8, 2014 |
| Priority date | Apr 24, 2014 |
| Publication date | Nov 24, 2015 |
| Grant date | Nov 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A semiconductor memory device includes a fuse array block including a plurality of fuses programmed with state information, an operation direction control block suitable for controlling a program operation direction and a boot-up operation direction of the fuse array block, and a fuse information loading block suitable for loading the state information which is programmed in the plurality of fuses of the fuse array block through the boot-up operation.
First claim
Opening claim text (preview).
What is claimed is: 1. A semiconductor memory device, comprising: a fuse array block including a plurality of fuses programmed with state information; an operation direction control block suitable for controlling a program operation direction and a boot-up operation direction of the fuse array block; and a fuse information loading block suitable for loading the state information which is programmed in the plurality of fuses of the fuse array block through the boot-up operation…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
- G11C17/18Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9196378B2 cover?
- A semiconductor memory device includes a fuse array block including a plurality of fuses programmed with state information, an operation direction control block suitable for controlling a program operation direction and a boot-up operation direction of the fuse array block, and a fuse information loading block suitable for loading the state information which is programmed in the plurality of fu…
- Who is the assignee on this patent?
- Sk Hynix Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C17/18. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Nov 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).