Supercapacitor-Based Automatic Energy-Saving System of Direct-Current High-Voltage Beam Pumping Unit
US-2024405679-A1 · Dec 5, 2024 · US
US9190924B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9190924-B2 |
| Application number | US-201113816098-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 2, 2011 |
| Priority date | Aug 10, 2010 |
| Publication date | Nov 17, 2015 |
| Grant date | Nov 17, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An indirect matrix converter includes a converter ( 2 ) connected through a positive polarity bus ( 4 p ) and a negative polarity bus ( 4 n ) to an inverter ( 6 ). A clamp diode ( 28 u ) has its anode connected to the positive polarity bus ( 4 p ) and has its cathode connected to one end of a capacitor ( 30 ). The other end of the capacitor ( 30 ) is connected to the anode of a clamp diode ( 28 d ) of which cathode is connected to the negative polarity bus ( 4 n ). Upper discharge preventing snubber circuits ( 20 u ) are provided for switch devices ( 16 uu through 16 uw ) of the inverter ( 6 ), and lower discharge preventing snubber circuits ( 20 d ) are provided for switch devices ( 16 du through 16 dw ) of the inverter ( 6 ). Discharge resistors ( 26 u ) of the upper discharge preventing snubber circuits ( 20 u ) are connected to the anode of the diode ( 28 d ), and discharge resistors ( 26 d ) of the lower discharge preventing snubber circuits ( 20 d ) are connected to the cathode of the diode ( 28 u ).
Opening claim text (preview).
The invention claimed is: 1. An indirect matrix converter comprising: a converter comprising three series circuits connected in parallel, each of said three series circuits being formed of serially connected bidirectional switch means connected in upper and lower arms, a three-phase AC power supply being connected to the junctions between the upper and lower arms of said three series circuits through input filters each including a reactor and parallel capacitors; DC buses including a positive polarity bus provided by an upper arm end of a parallel circuit formed of said three series circuits, and a negative polarity bus provided by a lower arm end of said parallel circuit; and an inverter comprising three series circuits each including upper and lower arms of switch devices connected in such a manner that current flows in the same direction, said three series circuits being connected in parallel with each other between said DC buses, a three-phase load being connected to the junctions between said upper and lower arms of said three series circuits; wherein said indirect matrix converter further comprises: positive polarity voltage-drop means having its one end connected to said positive polarity bus; negative polarity voltage-drop means having its one end connected to said negative polarity bus; a capacitor connected between the other end of said positive polarity voltage-drop means and the other end of said negative polarity voltage-drop means; an upper discharge preventing snubber circuit provided in association with each of said switch devices of said upper arm of said inverter; and a lower discharge preventing snubber circuit provided in association with each of said switch devices of said lower arm of said inverter; a discharge resistor of each of said upper discharge preventing snubber circuits being connected to said other end of said negative polarity voltage-drop means, a discharge resistor of each of said lower discharge preventing snubber circuits being connected to said other end of said positive polarity voltage-drop means. 2. The indirect matrix converter according to claim 1 , wherein an additional discharge resistor is connected between opposite ends of said capacitor. 3. The indirect matrix converter according to claim 1 , further comprising: a switch device having a conduction path connected between opposite ends of said capacitor, said conduction path being made conductive when a control signal is applied to a control electrode of said switch device; two resistors connected in series between said opposite ends of said capacitor; and control signal generating means connected between a junction of said two resistors and said control electrode for providing said control signal to said control electrode when a voltage of said capacitor becomes equal to or above a predetermined value. 4. The indirect matrix converter according to claim 1 , further comprising: a switch device having a conduction path connected between opposite ends of said capacitor, said conduction path being made conductive when a control signal is applied to a control electrode of said switch device; detecting means for detecting a voltage across said capacitor; and control signal generating means providing said control signal to said control electrode when said detecting means detects a voltage equal to or above a predetermined value. 5. The indirect matrix converter according to claim 1 , wherein said positive polarity voltage-drop means, said negative polarity voltage-drop means having its one end connected to said negative polarity bus, said capacitor, and said upper and lower discharge preventing snubber circuits, excluding the discharge resistors of said upper and lower discharge preventing snubber circuits, are housed in a single package. 6. The indirect matrix converter according to claim 1 , wherein said positive polarity voltage-drop means, said negative polarity voltage-drop means, and said capacitor are formed as a module.
Related publications grouped by family.
Answers are generated from the same data shown on this page.