Memory performance evaluation using address mapping information
US-2024394164-A1 · Nov 28, 2024 · US
Reducing flash memory write amplification and latency
US9183142B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9183142-B2 |
| Application number | US-201313886325-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 3, 2013 |
| Priority date | Mar 15, 2013 |
| Publication date | Nov 10, 2015 |
| Grant date | Nov 10, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Data is distributed to solid-state disks (SSDs) using the RAID-0 technique. Based on a utilization of a first region of a first one of the SSDs, the first region is selected for garbage collection. Valid data from the first region is copied to an active region of the first one of the SSDs as part of a process of garbage collection. While the process of garbage collection is being performed, data is distributed to a subset of the SSDs using the RAID-0 technique where the subset of the SSDs does not include the first one of the plurality of nonvolatile solid-state memories selected for garbage collection.
First claim
Opening claim text (preview).
What is claimed is: 1. A method of storing data to a nonvolatile solid-state memory, comprising: distributing data from a host to a plurality of nonvolatile solid-state memories using a RAID-0 technique; based on a utilization of a first region of a first one of the plurality of nonvolatile solid-state memories, selecting the first region of the first one of the plurality of nonvolatile solid-state memories for garbage collection; copying valid data from a region of a nonvolat…
Assignees
Inventors
Classifications
- G06F12/0246Primary
Physics · mapped topic
- G06F12/0253Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9183142B2 cover?
- Data is distributed to solid-state disks (SSDs) using the RAID-0 technique. Based on a utilization of a first region of a first one of the SSDs, the first region is selected for garbage collection. Valid data from the first region is copied to an active region of the first one of the SSDs as part of a process of garbage collection. While the process of garbage collection is being performed, dat…
- Who is the assignee on this patent?
- Lsi Corp, Avago Technologies General Ip
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0246. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Nov 10 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).