Transmitter and receiver, and method of varying a coding rate
US-2015365105-A1 · Dec 17, 2015 · US
US9178654B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9178654-B2 |
| Application number | US-201414516437-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 16, 2014 |
| Priority date | Jul 9, 2008 |
| Publication date | Nov 3, 2015 |
| Grant date | Nov 3, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A transmission apparatus includes an encoder that codes a data sequence with a parity check matrix, wherein the data sequence includes a final information bit sequence and virtual information bits, and outputs the final information bit sequence and a parity sequence, as LDPC codes, and a transmitter that transmits the LDPC codes as a transmission data. A column length of the parity check matrix is longer than a total length of the final information bit sequence and the parity sequence, by a length of the virtual information bits that are set to “0” and are not transmitted. The total length of the final information bit sequence and the parity sequence has a sequence length corresponding to a length from a first column to a predetermined column of the parity check matrix. The encoder generates the LDPC codes by using the first column to the predetermined column among one or more column(s) of the parity check matrix.
Opening claim text (preview).
The invention claimed is: 1. A transmission apparatus comprising: an encoder that codes a data sequence with a parity check matrix, wherein the data sequence includes a final information bit sequence and virtual information bits, and outputs the final information bit sequence and a parity sequence, as low-density parity-check (LDPC) codes; and a transmitter that transmits the LDPC codes as a transmission data; wherein “n” number (where n is an integer equal to or greater than…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.