Communication Method and Apparatus, Terminal, Network Side Device, and Medium
US-2024348408-A1 · Oct 17, 2024 · US
US9178653B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9178653-B2 |
| Application number | US-201314068534-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 31, 2013 |
| Priority date | Jan 16, 2013 |
| Publication date | Nov 3, 2015 |
| Grant date | Nov 3, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A communication device is configured to encode and/or decode low density parity check (LDPC) coded signals. Such LDPC coded signals are characterized by LDPC matrices having a particular form. An LDPC matrix may be partitioned into a left hand side matrix and the right hand side matrix. The right hand side matrix can be lower triangular such that all of the sub-matrices therein are all-zero-valued sub-matrices (e.g., all of the elements within an all-zero-valued sub-matrix have the value of “0”) except for those sub-matrices located on a main diagonal of the right hand side matrix and another diagonal that is adjacently located to the left of the main diagonal. A device may be configured to employ different LDPC codes having different LDPC matrices for different LDPC coded signals. The different LDPC matrices may be based generally on a common form (e.g., with a right hand side matrix as described above).
Opening claim text (preview).
What is claimed is: 1. A communication device comprising: a communication interface; and a processor, at least one of the processor or the communication interface configured to: encode information bits using a low density parity check (LDPC) code to generate coded bits, wherein the LDPC code is characterized by an LDPC matrix that includes a plurality of sub-matrices arranged in a left hand side matrix and a right hand side matrix, wherein the right hand side matrix is lower tr…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.