Integration circuit
US-2015349753-A1 · Dec 3, 2015 · US
Low leakage retention register tray
US9178496B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9178496-B2 |
| Application number | US-201514605805-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 26, 2015 |
| Priority date | Mar 6, 2013 |
| Publication date | Nov 3, 2015 |
| Grant date | Nov 3, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A particular method includes receiving a retention signal. In response to receiving the retention signal, the method includes retaining state information in a non-volatile stage of a retention register and reducing power to a volatile stage of the retention register. The non-volatile stage may be powered by an external voltage source. The volatile stage may be powered by an internal voltage source.
First claim
Opening claim text (preview).
What is claimed is: 1. A circuit comprising: a first retention register that includes a first non-volatile region and a first volatile region; and a second retention register that includes a second non-volatile region and a second volatile region, wherein the first retention register is coupled to the second retention register, and the second volatile region comprises: a multiplexer configured to select a shift data signal from the first retention register or an input data sign…
Assignees
Inventors
Classifications
- H03K3/012Primary
Electricity · mapped topic
Physics · mapped topic
Electricity · mapped topic
- H03K19/0016Primary
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9178496B2 cover?
- A particular method includes receiving a retention signal. In response to receiving the retention signal, the method includes retaining state information in a non-volatile stage of a retention register and reducing power to a volatile stage of the retention register. The non-volatile stage may be powered by an external voltage source. The volatile stage may be powered by an internal voltage sou…
- Who is the assignee on this patent?
- Qualcomm Inc, Qualcomm Inc
- What technology area does this patent fall under?
- Primary CPC classification H03K3/012. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Nov 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).