Chip packaging method, chip packaging module, and embedded substrate chip packaging structure
US-2024413138-A1 · Dec 12, 2024 · US
US9178495B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9178495-B2 |
| Application number | US-201414221859-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 21, 2014 |
| Priority date | Mar 21, 2014 |
| Publication date | Nov 3, 2015 |
| Grant date | Nov 3, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Embodiments of the present invention disclose a semiconductor structure and method for establishing a thermal profile across a semiconductor chip. In certain embodiments, the semiconductor structure comprises a through-silicon via formed in a first semiconductor chip having thermal control circuitry, wherein the through-silicon via is formed in a manner to be thermally coupled to the thermal control circuitry and a region of a second semiconductor chip, and wherein the through-silicon via conducts heat from the thermal control circuitry to the region. In other embodiments, the method comprises forming a through-silicon via in a first semiconductor chip having thermal control circuitry. The method also comprises forming the through-silicon via in a manner to be thermally coupled to the thermal control circuitry and a region of a second semiconductor chip, wherein the through-silicon via conducts heat from the thermal control circuitry to the region.
Opening claim text (preview).
What is claimed is: 1. A semiconductor structure comprising: a first semiconductor chip comprising: a first substrate; a first device and a second device on said first substrate, said second device selectively controlling said first device such that said first device generates a predetermined amount of heat; a dielectric layer on said first device and said second device; and, a conductor extending vertically through said dielectric layer to said first device; a second s…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.