Hybrid finite impulse response filter
US-2016365084-A1 · Dec 15, 2016 · US
Square root raised cosine symmetric filter for mobile telecommunications
US9178494B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9178494-B2 |
| Application number | US-79397804-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 5, 2004 |
| Priority date | Oct 29, 1999 |
| Publication date | Nov 3, 2015 |
| Grant date | Nov 3, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A symmetric discrete-time square-root-raised-cosine filter may be utilized to process a serial input signal and to produce an output square in each clock cycle. The filter may be adapted to decrease the computational complexity of the resulting calculations, making the filter amenable to use in power sensitive applications and in those situations where the available processor's performance is relatively limited.
First claim
Opening claim text (preview).
What is claimed is: 1. A discrete-time square-root-raised-cosine filter comprising a symmetric finite impulse response filter to generate, during transition from a passband to a stopband, an output ripple signal having a magnitude at a frequency of one half of the chip rate of about 3 decibels less than a normalized gain; a plurality of processing units; and wherein said symmetric finite impulse response filter to limit tolerable gain approximation error in said passband and sai…
Assignees
Inventors
Classifications
Electricity · mapped topic
- H03H17/06Primary
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9178494B2 cover?
- A symmetric discrete-time square-root-raised-cosine filter may be utilized to process a serial input signal and to produce an output square in each clock cycle. The filter may be adapted to decrease the computational complexity of the resulting calculations, making the filter amenable to use in power sensitive applications and in those situations where the available processor's performance is r…
- Who is the assignee on this patent?
- Acharya Tinku, Miao George J, Intel Corp
- What technology area does this patent fall under?
- Primary CPC classification H03H17/06. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Nov 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).