Circuit Board Wafer with Contacts Mounted on Castellated Edges
US-2024145960-A1 · May 2, 2024 · US
US9178294B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9178294-B2 |
| Application number | US-201213655049-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 18, 2012 |
| Priority date | Oct 20, 2011 |
| Publication date | Nov 3, 2015 |
| Grant date | Nov 3, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An electronic device having a press-fit connection for connecting a connector and an electronic part mounted on a printed circuit board which is possible to enable high density mounting. Viewing the printed circuit board from an upper surface, between adjacent through holes on which a compressive force acts upon insertion of the press-fit terminal, among the large number of through holes, a land or a conductor film connected to the conductor film formed on the inner wall surface of the through hole or the conductor film not connected to the conductor film formed on the inner wall surface of the through hole, formed in the circuit board held between the top layer circuit board and the bottom layer circuit board, exists in a width equal to or wider than the diameter of the through hole.
Opening claim text (preview).
The invention claimed is: 1. A printed circuit board in which three or more layers of circuit boards are laminated and a large number of through holes for insertion of terminal pins of electronic parts are formed, wherein lands of a conductor material are formed around a first through hole and a second through hole of the large number of through holes on surfaces of a top layer circuit board and a bottom circuit board, and the first land around the first through hole and the secon…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.