D-type flip-flop and clock generating circuit
US-2015358004-A1 · Dec 10, 2015 · US
Timing monitor for PLL
US9166604B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9166604-B2 |
| Application number | US-201213455572-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 25, 2012 |
| Priority date | Apr 25, 2012 |
| Publication date | Oct 20, 2015 |
| Grant date | Oct 20, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Representative implementations of devices and techniques provide error detection for a phase-locked-loop (PLL) device. A timing monitor is arranged to count pulses output by one or more portions of the PLL device, a quantity or pattern of the pulses indicating an error of the PLL device.
First claim
Opening claim text (preview).
What is claimed is: 1. An apparatus, comprising: an identification block arranged to receive at least two signals from a phase detector of a phase-locked loop (PLL) device and to output an identity signal indicating that one of the at least two signals is logically true and another of the at least two signals is logically false, and outputting the identity signal when one of the at least two signals temporally leads the other of the at least two signals; a counter block arranged…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9166604B2 cover?
- Representative implementations of devices and techniques provide error detection for a phase-locked-loop (PLL) device. A timing monitor is arranged to count pulses output by one or more portions of the PLL device, a quantity or pattern of the pulses indicating an error of the PLL device.
- Who is the assignee on this patent?
- Koerner Heiko, Infineon Technologies Ag
- What technology area does this patent fall under?
- Primary CPC classification H03K21/00. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Oct 20 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).