Multi-layer printed circuit board structure, connector module and memory storage device

US9155189B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9155189-B1
Application numberUS-201414297646-A
CountryUS
Kind codeB1
Filing dateJun 6, 2014
Priority dateApr 18, 2014
Publication dateOct 6, 2015
Grant dateOct 6, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A multi-layer printed circuit board structure, a connector module and a memory storage device are provided. The multi-layer printed circuit board structure includes a first layout layer and a second layout layer. The first layout layer includes a shielding element and at least one pad. The shielding element provides the grounding voltage. The second layout layer is disposed corresponding to the first layout layer and includes at least one wire, and one end of each wire is coupled to one of the pads. A predefined proportion of the wire is covered by a projection plane of the shielding element projected on the second layout layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A multi-layer printed circuit board (MLPCB) structure, suitable for being connected with a connector, wherein the connector comprises at least one connection terminal, the MLPCB structure comprising: a first layout layer, comprising: a shielding element, configured to provide a grounding voltage; and at least one pad, coupled to the at least one connection terminal; and a second layout layer, disposed corresponding to the first layout layer and compr…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9155189B1 cover?
A multi-layer printed circuit board structure, a connector module and a memory storage device are provided. The multi-layer printed circuit board structure includes a first layout layer and a second layout layer. The first layout layer includes a shielding element and at least one pad. The shielding element provides the grounding voltage. The second layout layer is disposed corresponding to the…
Who is the assignee on this patent?
Phison Electronics Corp
What technology area does this patent fall under?
Primary CPC classification H05K1/0219. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 06 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).