Digital pre-distortion for multiple-power amplifier transceivers
US-2024429953-A1 · Dec 26, 2024 · US
US9154175B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9154175-B2 |
| Application number | US-201314134338-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 19, 2013 |
| Priority date | Dec 19, 2012 |
| Publication date | Oct 6, 2015 |
| Grant date | Oct 6, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A transceiver that transmits and receives data used in a communication system, in which the data is encoded by a transmission line code and a signal level of the transmission code changes at a predetermined transition timing in a bit-duration. The transceiver includes: a clock generator that generates an internal clock used for internal circuits; a timing generator that generates, by using the internal clock generated by the clock generator, a timing signal synchronized to a reference clock supplied externally; an encoding circuit that encodes, by using the timing signal generated by the timing generator, a transmission data which is synchronized to the reference clock to be the transmission line code; and a waveform shaping unit that performs a waveform shaping of a waveform at the predetermined transition timing of the transmission data to be based on the reference clock.
Opening claim text (preview).
What is claimed is: 1. A transceiver that transmits and receives data used in a communication system, wherein the data is encoded by a transmission line code and a signal level of the transmission line code changes at a predetermined transition timing in a bit-duration, the transceiver comprising: a clock generator that generates an internal clock used for internal circuits; a timing generator that generates, by using the internal clock generated by the clock generator, a timing signal synchronized to a reference clock supplied externally; an encoding circuit that encodes, by using the timing signal generated by the timing generator, transmission data which is synchronized to the reference clock to be the transmission line code; and a waveform shaping unit that performs waveform shaping of a waveform at the predetermined transition timing of the transmission data to be based on the reference clock, wherein the waveform shaping unit includes: an enable signal generation unit that generates an enable signal specifying an enable period including the predetermined period; and a waveform composition circuit that composes a waveform of the reference clock and a waveform of the transmission data such that the reference clock is selected during the enable period specified by the enable signal generated by the enable signal generation circuit and the transmission data encoded by the encoding circuit is selected during out of the enable period, and a selected signal is outputted so as to compose the waveform of the reference clock and the waveform of the transmission data. 2. A transceiver that transmits and receives data used in a communication system, wherein the data is encoded by a transmission line code and a signal level of the transmission line code changes at a predetermined transition timing in a bit-duration, the transceiver comprising: a clock generator that generates an internal clock used for internal circuits; a timing generator that generates, by using the internal clock generated by the clock generator, a timing signal synchronized to a reference clock supplied externally; an encoding circuit that encodes, by using the timing signal generated by the timing generator, transmission data which is synchronized to the reference clock to be the transmission line code; and a waveform shaping unit that performs waveform shaping of a waveform at the predetermined transition timing of the transmission data to be based on the reference clock, wherein the waveform shaping unit includes: an enable signal generation unit that generates an enable signal specifying an enable period including the predetermined period; and a waveform composition circuit that composes a waveform of the reference clock and a waveform of the transmission data such that the reference clock is selected during the enable period specified by the enable signal generated by the enable signal generation circuit and the transmission data encoded by the encoding circuit is selected during out of the enable period, and a selected signal is outputted so as to compose the waveform of the reference clock and the waveform of the transmission data, and wherein the predetermined transition timing is a boundary edge timing representing a bit boundary of the transmission line code. 3. A transceiver that transmits and receives data used in a communication system, wherein the data is encoded by a transmission line code and a signal level of the transmission line code changes at a predetermined transition timing in a bit-duration, the transceiver comprising: a clock generator that generates an internal clock used for internal circuits; a timing generator that generates, by using the internal clock generated by the clock generator, a timing signal synchronized to a reference clock supplied externally; an encoding circuit that encodes, by using the timing signal generated by the timing generator, transmission data which is synchronized to the reference clock to be the transmission line code; and a waveform shaping unit that performs waveform shaping of a waveform at the predetermined transition timing of the transmission data to be based on the reference clock, wherein the waveform shaping unit includes: an enable signal generation unit that generates an enable signal specifying an enable period including the predetermined period; and a waveform composition circuit that composes a waveform of the reference clock and a waveform of the transmission data such that the reference clock is selected during the enable period specified by the enable signal generated by the enable signal generation circuit and the transmission data encoded by the encoding circuit is selected during out of the enable period, and a selected signal is outputted so as to compose the waveform of the reference clock and the waveform of the transmission data, the predetermined transition timing is a boundary edge timing representing a bit boundary of the transmission line code, the transmission line code is constituted by a pulse width modulation code that expresses two values depending on difference of duty ratios, the pulse width modulation code includes a first code and a second code, the first and second codes each having a period determined from a boundary edge that represents the bit boundary to an intermediate edge that represents a timing where a signal level changes in response to duty ratio, and the period of the first code being shorter than that of the second code; the reference clock includes a waveform which is identical to a waveform of the first code; and the enable signal generation unit is configured to generate the enable signal such that the enable period includes a timing where the intermediate edge of the first code appears.
in which slots of a TDMA packet structure are assigned based on a contention resolution carried out at a master unit (TDM/TDMA multiplex systems per se H04J3/1694; hybrid switching systems H04L12/64) · CPC title
Circuits · CPC title
the transportation system being a vehicle · CPC title
Controller Area Network CAN · CPC title
Synchronisation in a packet node · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.