Program verify word line ramping delay for lower current consumption mode
US-2024395343-A1 · Nov 28, 2024 · US
Memory device and method for programming memory cell of memory device
US9147487B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9147487-B2 |
| Application number | US-201213688623-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 29, 2012 |
| Priority date | Nov 29, 2012 |
| Publication date | Sep 29, 2015 |
| Grant date | Sep 29, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method for programming a memory cell of a memory device includes the following steps. A plurality of cycle number ranges are set up. A specific one of the plurality of cycle number ranges, in which the memory cell having a drain terminal passes a program-verification, is determined. A bias voltage is applied to the drain terminal for programming the memory cell, wherein the bias voltage varies with the specific cycle number range.
First claim
Opening claim text (preview).
What is claimed is: 1. A method for programming a memory cell of a memory device, the method comprising steps of: setting up a plurality of cycle number ranges and a current program-verification cycle number; determining a specific one of the plurality of cycle number ranges, in which the memory cell having a drain terminal passes a program-verification when the current program-verification cycle number is within the specific cycle number range; and applying a first bias volta…
Assignees
Inventors
Classifications
Physics · mapped topic
- G11C11/5628Primary
Physics · mapped topic
- G11C16/30Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9147487B2 cover?
- A method for programming a memory cell of a memory device includes the following steps. A plurality of cycle number ranges are set up. A specific one of the plurality of cycle number ranges, in which the memory cell having a drain terminal passes a program-verification, is determined. A bias voltage is applied to the drain terminal for programming the memory cell, wherein the bias voltage varie…
- Who is the assignee on this patent?
- Macronix Int Co Ltd
- What technology area does this patent fall under?
- Primary CPC classification G11C11/5628. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Sep 29 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).