Neural network computation circuit, control circuit therefor, and control method therefor
US-2024411520-A1 · Dec 12, 2024 · US
Reference and sensing with bit line stepping method of memory
US9147449B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9147449-B2 |
| Application number | US-201313861970-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 12, 2013 |
| Priority date | Feb 26, 2013 |
| Publication date | Sep 29, 2015 |
| Grant date | Sep 29, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A sensing method for a memory is provided. The memory includes: a memory cell; a reference circuit generating a reference voltage and a clamp voltage; and a current supplying circuit receiving the clamp voltage to develop a cell current passing through the memory cell to form a cell voltage, wherein the cell voltage is used for incorporating with the reference voltage to determine the information stored in the memory.
First claim
Opening claim text (preview).
What is claimed is: 1. A multi-level cell (MLC) memory, comprising: a memory cell; a first reference circuit generating a first reference current, a first reference voltage and a first clamp voltage; a second reference circuit generating a second reference current, a second reference voltage and a second clamp voltage; a current supplying circuit comprising a first current source, and receiving the first clamp voltage to develop a first cell current passing through the memo…
Assignees
Inventors
Classifications
Physics · mapped topic
- G11C13/004Primary
Physics · mapped topic
- G11C7/12Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9147449B2 cover?
- A sensing method for a memory is provided. The memory includes: a memory cell; a reference circuit generating a reference voltage and a clamp voltage; and a current supplying circuit receiving the clamp voltage to develop a cell current passing through the memory cell to form a cell voltage, wherein the cell voltage is used for incorporating with the reference voltage to determine the informati…
- Who is the assignee on this patent?
- Macronix Int Co Ltd
- What technology area does this patent fall under?
- Primary CPC classification G11C13/004. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Sep 29 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).